In this paper, a multi-time programmable (MTP) cell based on a $0.18{\mu}m$ bipolar-CMOS-DMOS backbone process that can be written into by using dual pumping voltages - VPP (boosted voltage) and VNN (negative voltage) - is used to design MTP memories without high voltage devices. The used...
In this paper, a multi-time programmable (MTP) cell based on a $0.18{\mu}m$ bipolar-CMOS-DMOS backbone process that can be written into by using dual pumping voltages - VPP (boosted voltage) and VNN (negative voltage) - is used to design MTP memories without high voltage devices. The used MTP cell consists of a control gate (CG) capacitor, a TG_SENSE transistor, and a select transistor. To reduce the MTP cell size, the tunnel gate (TG) oxide and sense transistor are merged into a single TG_SENSE transistor; only two p-wells are used - one for the TG_SENSE and sense transistors and the other for the CG capacitor; moreover, only one deep n-well is used for the 256-bit MTP cell array. In addition, a three-stage voltage level translator, a VNN charge pump, and a VNN precharge circuit are newly proposed to secure the reliability of 5 V devices. Also, a dual memory structure, which is separated into a designer memory area of $1row{\times}64columns$ and a user memory area of $3rows{\times}64columns$, is newly proposed in this paper.
In this paper, a multi-time programmable (MTP) cell based on a $0.18{\mu}m$ bipolar-CMOS-DMOS backbone process that can be written into by using dual pumping voltages - VPP (boosted voltage) and VNN (negative voltage) - is used to design MTP memories without high voltage devices. The used MTP cell consists of a control gate (CG) capacitor, a TG_SENSE transistor, and a select transistor. To reduce the MTP cell size, the tunnel gate (TG) oxide and sense transistor are merged into a single TG_SENSE transistor; only two p-wells are used - one for the TG_SENSE and sense transistors and the other for the CG capacitor; moreover, only one deep n-well is used for the 256-bit MTP cell array. In addition, a three-stage voltage level translator, a VNN charge pump, and a VNN precharge circuit are newly proposed to secure the reliability of 5 V devices. Also, a dual memory structure, which is separated into a designer memory area of $1row{\times}64columns$ and a user memory area of $3rows{\times}64columns$, is newly proposed in this paper.
* AI 자동 식별 결과로 적합하지 않은 문장이 있을 수 있으니, 이용에 유의하시기 바랍니다.
대상 데이터
The designed dc-dc converter consists of low-dropout (LDO) regulators — VPPL, VRD, VPVR, and VREG_CP — and charge pump circuits — VPP, VNN, and VNNL.
18 μm BCD backbone process. The used MTP cell consists of a CG capacitor, a TG_SENSE transistor, and a select transistor. To reduce the MTP cell size, the TG oxide and the sense transistor are merged into a single TG_SENSE transistor; only two PWs are used — one for the TG_SENSE and sense transistors and the other for the CG capacitor; and only one DNW is used for the 256-bit MTP cell array.
참고문헌 (8)
H.-S. Chun, "Market Outlook and Domestic and Global Development Trend for Power Semiconductor," IITA Weekly Technol. Trends, June 2009.
J.H. Lee et al., "Low-Power 512-Bit EEPROM Designed for UHF RFID Tag Chip," ETRI J., vol. 30, no. 3, June 2008, pp. 347-354.
F. Torricelli et al., "Half-MOS Based Single-Poly EEPROM Cell with Program and Erase Bit Granularity," IEEE Electron Device Lett., vol. 34, no. 12, Dec. 2013, pp. 1509-1511.
R. Yakov et al., "High Density MTP Logic NVM for Power Management Applications," IEEE Int. Memory Workshop, Monterey, CA, USA, May 10-14, 2009, pp. 1-2.
J.C. Lee, J.S. Kim, and S. Kim, "A Single Poly Flash Memory Intellectual Property for Low-Cost, Low-Density Embedded Nonvolatile Memory Applications," J. Korean Physical Soc., vol. 41, no. 6, Dec. 2002, pp. 846-850.
J. Raszka et al., "Embedded Flash Memory for Security Applications in a 0.13 ${\mu}m$ CMOS Logic Process," IEEE ISSCC Dig. Techn. Paper, Feb. 15-19, 2004, pp. 46-47.
Y.H. Kim, "Single Poly EEPROM Memory," Korean Patent 10-1357847, Feb. 5, 2014.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.