최소 단어 이상 선택하여야 합니다.
최대 10 단어까지만 선택 가능합니다.
다음과 같은 기능을 한번의 로그인으로 사용 할 수 있습니다.
NTIS 바로가기정보처리학회논문지. KIPS transactions on computer and communication systems 컴퓨터 및 통신 시스템, v.8 no.11, 2019년, pp.271 - 276
Conventional ARIA algorithm which is used LUT based-S-Box is fast the processing speed. However, the algorithm is hard to applied to small portable devices. This paper proposes the hardware design of optimized ARIA crypto-processor based on the modified composite field S-Box in order to decrease its...
ARIA Algorithm Specification, May 2004 [Internet], http://www.nsri.re.kr/ARIA/doc/ARIA-specification.pdf.
M. S. Kang, "Design of a High-speed FPGA-Based ARIA Cipher Processor," Journal of Security Engineering, Vol.11, No.3, pp.195-206, 2014.
S. Kumar, V. K. Sharma, and K. K. Mahapatra, "Low latency VLSI architecture of S-box for AES encryption," International Conf. on Circuits, Power and Computing Technologies (ICCPCT), Mar. 2013.
Edwin NC Mui, "Practical Implementation of Rijndael S-Box Using Combinational Logic," Custom R&D Engineer Texco Enterprise Pvt. Ltd, 2007.
Y. G. You, S. Y. Kim, Y. D. Kim, and J. S. Park, "Low Power Cryptographic Design based on Circuit Size Reduction," Journal of the Korea Contents Association, Vol.11, No.2, pp.92-99, 2007.
J. S. Park, Y. S. Yun, Y. D. Kim, S. W. Yang, T. J. Chang, and Y. G. You, "Design and Implementation of ARIA Cryptic Algorithm," The Institute of Electronics Engineers of Korea - Semiconductor and Devices, Vol.42, No.4, pp.29-36, 2005.
NSRI, ARIA Test Vectors, 2004.
S. J. Ha, and C. H. Lee, "Design of High Speed Encryption/ Decryption Hardware for Block Cipher ARIA," The Transactions of The Korean Institute of Electrical Engineers, Vol.57, No.9, pp.1652-1659, 2008.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.