최소 단어 이상 선택하여야 합니다.
최대 10 단어까지만 선택 가능합니다.
다음과 같은 기능을 한번의 로그인으로 사용 할 수 있습니다.
NTIS 바로가기한국정보통신학회논문지 = Journal of the Korea Institute of Information and Communication Engineering, v.25 no.9, 2021년, pp.1158 - 1165
손현욱 (Mixed Signal Integrated System Lab, ChungBuk National University) , 이동영 (Mixed Signal Integrated System Lab, ChungBuk National University) , 김형원 (Mixed Signal Integrated System Lab, ChungBuk National University)
This paper proposes a CNN accelerator which is optimized Pooling layer operation incorporated in Multiplication And Accumulation(MAC) to reduce the memory size. For optimizing memory and data path circuit, the quantized 8bit integer weights are used instead of 32bit floating-point weights for pre-tr...
M. V. Valueva, N. N. Nagornov, P. A. Lyakhoc, G. V. Valuev, and N. I. Chervyakov, "Application of the residue number system to reduce hardware costs of the convolutional neural network implementation," Mathematics and Computers in Simulation, vol. 177, pp. 232-243, 2020.
H. Nikolov, T. Stefanov, and E. Deprettere, "Efficient External Memory Interface for Multi-Processor Platforms Realized on FPGA Chips," 2007 International Conference on, Field Programmable Logic and Applications, pp. 580-584, 2007.
ROIS-DS Center for Open Data in the Humanities. Keras Simple CNN Benchmark [Internet]. Available: https://github.com/rois-codh/kmnist/blob/master/benchmarks/kuzushiji_mnist_cnn.py.
H. W. Son, D. Y. Lee, M. E. Elbtity, S. Arslan, and H. W. Kim, "High Speed, Convolutional Neural Network Accelerator Based On Parallel Memory Access," Research institute for Computer and Information Communication (RICIC), vol. 28, no. 1, pp. 45-52, 2020.
L. Biewald, "Monitor and Improve GPU Usage for Training Deep Learning Models," Towards Data Science, Mar. 2019.
H. J. Kwon, P. Chatarasi, M. Pellauer, A. Parashar, V. Sarkar, and T. Krishna, "Understanding Reuse, Performance, and Hardware Cost of DNN Dataflows: A Date-Centric Approach Using MAESTRO," The 52nd Annual IEEE/ACM International Symposium on Microarchitecture(MICRO-52), pp. 754-768, Oct. 2019.
M. E. Elbtity, H. W. Son, D. Y. Lee, and H. W. Kim, "High Speed, Approximate Arithmetic Based Convolutional Neural Network Accelerator," 2020 International SoC Design conference (ISOCC), pp. 71-72, 2020.
K. R. Choi, W. Choi, K. H. Shin, and J. S. Park, "Bit-width reduction and customized register for low cost convolutional neural network accelerator," 2017 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED), Taipei, pp. 1-6, 2017.
*원문 PDF 파일 및 링크정보가 존재하지 않을 경우 KISTI DDS 시스템에서 제공하는 원문복사서비스를 사용할 수 있습니다.
오픈액세스 학술지에 출판된 논문
※ AI-Helper는 부적절한 답변을 할 수 있습니다.