최소 단어 이상 선택하여야 합니다.
최대 10 단어까지만 선택 가능합니다.
다음과 같은 기능을 한번의 로그인으로 사용 할 수 있습니다.
NTIS 바로가기IEEE transactions on components and packaging technologies : a publication of the IEEE Components, Packaging, and Manufacturing Technology Society, v.23 no.4, 2000년, pp.673 - 679
Leseduarte, S. (Dept. d'Electron., Barcelona Univ., Spain) , Marco, S. , Beyne, E. , Van Hoof, R. , Marty, A. , Pinel, S. , Vendier, O. , Coello-Vera, A.
A new technology for the three-dimensional (3-D) stacking of very thin chips on a substrate is currently under development within the ultrathin chip stacking (UTCS) Esprit Project 24910. In this work, we present the first-level UTCS structure and the analysis of the thermomechanical stresses produced by the manufacturing process. Chips are thinned up to 10 or 15 μm. We discuss potentially critical points at the edges of the chips, the suppression of delamination problems of the peripheral dielectric matrix and produce a comparative study of several technological choices for the design of metallic interconnect structures. The purpose of these calculations is to give inputs for the definition of design rules for this technology. We have therefore undertaken a programme that analyzes the influence of sundry design parameters and alternative development options. Numerical analyses are based on the finite element method.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.