다음과 같은 기능을 한번의 로그인으로 사용 할 수 있습니다.
NTIS 바로가기
IEE proceedings: Computers and digital techniques, v.147 no.6, 2000년, pp.383 - 390
Williams, A.C. (Dept. of Electron. & Comput. Sci., Southampton Univ., UK) , Brown, A.D. , Zwolinski, M.
Concern over power dissipation, coupled with the continuing rise in system size and complexity, means that there is a growing need for high-level design tools capable of doubt automatically optimising systems to take into account power dissipation, in addition to the more conventional metrics of area, delay and testability. Current methods for reducing power consumption tend to be ad-hoc: for example, slowing down, or turning off idle parts of the system, or a controlled reduction in power supply. The behavioural synthesis system described here features an integrated incremental power estimation capability, which makes use of activity profiles, generated automatically through simulation of a design on any standard VHDL simulator; accurate circuit-level cell models (generated, again automatically, via SPICE simulation); and a comprehensive system power model. This data, along with similar estimators for area and delay, guides the optimisation of a design towards independent user-specified objectives for final area, delay, clock speed, and energy consumption. In addition, a range of power reducing features are included, encompassing: supply voltage scaling, clock gating, input latching, input gating, low-power cells, and pipelined and multicycle units. These are automatically exploited during optimisation as part of the area/delay/power dissipation trade-off process. The resulting system is capable of reducing the estimated energy consumption of several benchmark designs by factors of between 3.5 and 7.0 times. Furthermore, the design exploration capability enables a range of alternative structural implementations to be generated from a single behavioural description, with differing area/delay/power trade-offs.
1350-2409 BAKER 140 253 1993
1350-2409 BAKER 141 399 1994 10.1049/ip-cds:19941298
BAKER, K.R.: ‘Final Report: Application specific synthesis enforcing testability (ASSET)’, October, 1995, University of Southampton
1350-2387 NIJHAR 144 1 1997 10.1049/ip-cdt:19970631
1350-2387 NIJHAR 144 138 1997 10.1049/ip-cdt:19971118
0278-0070 BROWN 16 47 1997 10.1109/43.559331
WILLIAMS, A.C.: ‘A behavioural VHDL synthesis system using data path optimisation’, July, 1997, PhD thesis, University of Southampton, UK
Forum on design languages 1998 (FDL'98) WILLIAMS 1998
1350-2387 WILLIAMS 147 33 10.1049/ip-cdt:20000161
WILLIAMS
BAIDAS
0036-8075 KIRKPATRICK 220 671 1983 10.1126/science.220.4598.671
0018-9219 SINGH 83 570 10.1109/5.371967
0018-9200 VEENDRICK 468 1984 10.1109/JSSC.1984.1052168
1063-8210 NAJIM 2 446 1994 10.1109/92.335013
0018-9200 KANG SC-21 889 1986 10.1109/JSSC.1986.1052622
0018-9200 VANOOSTENDE 28 26 1993 10.1109/4.179200
0278-0070 LANDMAN 15 571 1996 10.1109/43.503928
BOGLIOLI 1996
MACII 1997
Proc. ICCAD RAGHUNATHAN 158 1996
ISLPED'98 KHOURI
32nd ACM/IEEE DEVADAS 1995
ISLPD'95 MUSOLL
SAN MARTIN 58 1998
Proc. ICCD RAGHUNATHAN 1994
0278-0070 CHANDRAKASAN 14 12 1995 10.1109/43.363126
KUMAR 70 1995
0278-0070 LAKSHMINARAYANA 18 265 1999 10.1109/43.748157
0018-9200 LIU 28 10 1993 10.1109/4.179198
0278-0070 BENINI 15 630 1996 10.1109/43.503933
‘Benchmarks for high level synthesis’, 1991
*원문 PDF 파일 및 링크정보가 존재하지 않을 경우 KISTI DDS 시스템에서 제공하는 원문복사서비스를 사용할 수 있습니다.
저자가 공개 리포지터리에 출판본, post-print, 또는 pre-print를 셀프 아카이빙 하여 자유로운 이용이 가능한 논문
Copyright KISTI. All Rights Reserved.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.