[논문]Machine-Learning-Based Read Reference Voltage Estimation for NAND Flash Memory Systems Without Knowledge of Retention Time

Choe, Hyemin; Jee, Jeongju; Lim, Seung-Chan; Joe, Sung Min; Park, Il Han; Park, Hyuncheol

doi:10.1109/access.2020.3026232

[해외논문] Machine-Learning-Based Read Reference Voltage Estimation for NAND Flash Memory Systems Without Knowledge of Retention Time 원문보기

IEEE access : practical research, open solutions, v.8, 2020년, pp.176416 - 176429

Choe, Hyemin (Samsung Research, Seoul, South Korea) , Jee, Jeongju (Korea Advanced Institute of Science and Technology, School of Electrical Engineering, Daejeon, South Korea) , Lim, Seung-Chan (Agency for Defense Development, Daejeon, South Korea) , Joe, Sung Min (Samsung Electronics, Hwaseong, South Korea) , Park, Il Han (Samsung Electronics, Hwaseong, South Korea) , Park, Hyuncheol (Korea Advanced Institute of Science and Technology, School of Electrical Engineering, Daejeon, South Korea)

Abstract ▼ AI-Helper

To achieve a low error rate of NAND flash memory, reliable reference voltages should be updated based on the accurate knowledge of program/erase (P/E) cycles and retention time, because those severely distort the threshold voltage distribution of memory cell. Due to the sensitivity to the temperature, however, a flash memory controller is unable to acquire the exact knowledge of retention time, meaning that it is challenging to estimate accurate read reference voltages in practice. In this article, we propose a novel machine-learning-based read reference voltage estimation framework for the NAND flash memory systems without the knowledge of retention time. To establish an unknown input-output relation of the estimation model, we derive input features by sensing and decoding memory cells in the minimum read unit. In order to define the relation between unlabeled input features and a pre-assigned class label, namely label read reference voltages, we propose three mapping functions: 1) $k$-nearest neighbors-based, 2) nearest-centroid-based, and 3) polynomial regression-based read reference voltage estimators. For the proposed estimation schemes, we analyze that the storage overhead and computational complexity are increasing function of the exploited feature dimension. Accordingly, we propose a feature selection (or dimension reduction) algorithm to select the minimum dimension and corresponding features to reduce the overhead and complexity while maintaining high estimation accuracy. Based on extensive numerical analysis, we validate that the derived features successfully replace unknown knowledge of retention time, and the proposed feature selection algorithm precisely adjusts the trade-off between overhead/complexity and estimation accuracy. Furthermore, the simulation and analysis results show that the proposed framework not only outperforms the conventional estimation schemes but also achieves the near-optimal frame error rate while sustaining low latency performance.

참고문헌 (45)

Mielke, N., Belgal, H., Kalastirsky, I., Kalavade, P., Kurtz, A., Meng, Qingru, Righos, N., Wu, Jie. Flash EEPROM threshold instabilities due to charge trapping during program/erase cycling. IEEE transactions on device and materials reliability : a publication of the IEEE Electron Devices Society and the IEEE Reliability Society, vol.4, no.3, 335-344.

상세보기
Guiqiang Dong, Yangyang Pan, Ningde Xie, Varanasi, C., Tong Zhang. Estimating Information-Theoretical nand Flash Memory Storage Capacity and its Implication to Memory System Design Space Exploration. IEEE transactions on very large scale integration (VLSI) systems, vol.20, no.9, 1705-1714.

상세보기
Proc Design Autom Test Eur Conf Exhibition (DATE) Error patterns in MLC NAND flash memory: Measurement, characterization, and analysis cai 2012 521
10.1109/ICCD.2013.6657034
Luo, Yixin, Ghose, Saugata, Cai, Yu, Haratsch, Erich F., Mutlu, Onur. Enabling Accurate and Practical Online Flash Channel Modeling for Modern MLC NAND Flash Memory. IEEE journal on selected areas in communications : a publication of the IEEE Communications Society, vol.34, no.9, 2294-2311.

상세보기
Cai, Yu, Ghose, Saugata, Haratsch, Erich F., Luo, Yixin, Mutlu, Onur. Error Characterization, Mitigation, and Recovery in Flash-Memory-Based Solid-State Drives. Proceedings of the IEEE, vol.105, no.9, 1666-1704.

상세보기
Takeuchi, K., Tanaka, T., Nakamura, H.. A double-level-V_th select gate array architecture for multilevel NAND flash memories. IEEE journal of solid-state circuits, vol.31, no.4, 602-609.

상세보기
Cernea, R.-A., Long Pham, Moogat, F., Siu Chan, Binh Le, Yan Li, Shouchang Tsao, Tai-Yuan Tseng, Khanh Nguyen, Li, J., Jayson Hu, Jong Hak Yuh, Hsu, C., Fanglin Zhang, Kamei, T., Nasu, H., Kliza, P., Khin Htoo, Lutze, J., Yingda Dong, Higashitani, M., Junnhui Yang, Hung-Szu Lin, Sakhamuri, V., Li, A., Feng Pan, Yadala, S., Taigor, S., Pradhan, K., Lan, J., James Chan, Abe, T., Fukuda, Y., Mukai, H., Kawakami, K., Liang, C., Ip, T., Shu-Fen Chang, Lakshmipathi, J., Huynh, S., Pantelakis, D., Mofidi, M., Quader, K.. A 34 MB/s MLC Write Throughput 16 Gb NAND With All Bit Line Architecture on 56 nm Technology. IEEE journal of solid-state circuits, vol.44, no.1, 186-194.

상세보기
Guiqiang Dong, Ningde Xie, Tong Zhang. Enabling NAND Flash Memory Use Soft-Decision Error Correction Codes at Minimal Read Latency Overhead. IEEE transactions on circuits and systems. a publication of the IEEE Circuits and Systems Society. I, Regular papers, vol.60, no.9, 2412-2421.

상세보기
10.1109/IEDM.2007.4418892
Gal, Eran, Toledo, Sivan. Algorithms and data structures for flash memories. ACM computing surveys, vol.37, no.2, 138-163.

상세보기
Proc Int Conf Knowl Discovery Data Mining Feature subset selection using the wrapper method: Overfitting and dynamic search space topology kohavi 1995 192
10.1109/HPCA.2018.00050
Liang Shi, Kaijie Wu, Mengying Zhao, Xue, Chun Jason, Duo Liu, Sha, Edwin H.-M. Retention Trimming for Lifetime Improvement of Flash Memory Storage Systems. IEEE transactions on computer-aided design of integrated circuits and systems : a publication of the IEEE Circuits and Systems Society, vol.35, no.1, 58-71.

상세보기
arXiv 2004 05340v1 DNN-aided read-voltage threshold optimization for MLC flash memory with finite block length wang 2020
Aslam, Chaudhry Adnan, Yong Liang Guan, Kui Cai. Read and Write Voltage Signal Optimization for Multi-Level-Cell (MLC) NAND Flash Memory. IEEE transactions on communications, vol.64, no.4, 1613-1623.

상세보기
Jiadong Wang, Vakilinia, Kasra, Tsung-Yi Chen, Courtade, Thomas, Guiqiang Dong, Tong Zhang, Shankar, Hari, Wesel, Richard. Enhanced Precision Through Multiple Reads for LDPC Decoding in Flash Memories. IEEE journal on selected areas in communications : a publication of the IEEE Communications Society, vol.32, no.5, 880-891.

상세보기
10.1109/ICC.2015.7248349
Dong-hwan Lee, Wonyong Sung. Estimation of NAND Flash Memory Threshold Voltage Distribution for Optimum Soft-Decision Error Correction. IEEE transactions on signal processing : a publication of the IEEE Signal Processing Society, vol.61, no.2, 440-449.

상세보기
Dong-hwan Lee, Wonyong Sung. Decision Directed Estimation of Threshold Voltage Distribution in NAND Flash Memory. IEEE transactions on signal processing : a publication of the IEEE Signal Processing Society, vol.62, no.4, 919-927.

상세보기
10.1109/ICC.2015.7248335
Kim, Chulbum, Kim, Doo-Hyun, Jeong, Woopyo, Kim, Hyun-Jin, Park, Il Han, Park, Hyun-Wook, Lee, JongHoon, Park, JiYoon, Ahn, Yang-Lo, Lee, Ji Young, Kim, Seung-Bum, Yoon, Hyunjun, Yu, Jae Doeg, Choi, Nayoung, Kim, NaHyun, Jang, Hwajun, Park, JongHoon, Song, Seunghwan, Park, YongHa, Bang, Jinbae, Hong, Sanggi, Choi, Youngdon, Kim, Moo-Sung, Kim, Hyunggon, Kwak, Pansuk, Ihm, Jeong-Don, Byeon, Dae Seok, Lee, Jin-Yub, Park, Ki-Tae, Kyung, Kye-Hyun. A 512-Gb 3-b/Cell 64-Stacked WL 3-D-NAND Flash Memory. IEEE journal of solid-state circuits, vol.53, no.1, 124-133.

상세보기
Compagnoni, C.M., Ghidotti, M., Lacaita, A.L., Spinelli, A.S., Visconti, A.. Random Telegraph Noise Effect on the Programmed Threshold-Voltage Distribution of Flash Memories. IEEE electron device letters : a publication of the IEEE Electron Devices Society, vol.30, no.9, 984-986.

상세보기
Li, Qianhui, Wang, Qi, Xu, Qikang, Huo, Zongliang. A fast read retry method for 3D NAND flash memories using novel valley search algorithm. IEICE Electronics Express, vol.15, no.22, 20180921-20180921.

상세보기
Li, Yan, Lee, Seungpil, Fong, Yupin, Pan, Feng, Kuo, Tien-Chien, Park, Jongmin, Samaddar, Tapan, Nguyen, Hao Thai, Mui, Man L., Htoo, Khin, Kamei, Teruhiko, Higashitani, Masaaki, Yero, Emilio, Kwon, Gyuwan, Kliza, Phil, Wan, Jun, Kaneko, Tetsuya, Maejima, Hiroshi, Shiga, Hitoshi, Hamada, Makoto, Fujita, Norihiro, Kanebako, Kazunori, Tam, Eugene, Koh, Anne, Lu, Iris, Kuo, Calvin Chia-Hong, Pham, Trung, Huynh, Jonathan, Nguyen, Qui, Chibvongodze, Hardwell, Watanabe, Mitsuyuki, Oowada, Ken, Shah, Grishma, Woo, Byungki, Gao, Ray, Chan, James, Lan, James, Hong, Patrick, Peng, Liping, Das, Debi, Ghosh, Dhritiman, Kalluru, Vivek, Kulkarni, Sanjay, Cernea, Raul-Adrian, Huynh, Sharon, Pantelakis, Dimitris, Wang, Chi-Ming, Quader, Khandker. A 16 Gb 3-Bit Per Cell (X3) NAND Flash Memory on 56 nm Technology With 8 MB/s Write Rate. IEEE journal of solid-state circuits, vol.44, no.1, 195-207.

상세보기
Lee, Jae-Duk, Choi, Jeong-Hyuk, Park, Donggun, Kim, Kinam. Effects of interface trap generation and annihilation on the data retention characteristics of flash memory cells. IEEE transactions on device and materials reliability : a publication of the IEEE Electron Devices Society and the IEEE Reliability Society, vol.4, no.1, 110-117.

상세보기
10.1109/HPCA.2017.61
Monzio Compagnoni, C., Gusmeroli, R., Spinelli, A.S., Lacaita, A.L., Bonanomi, M., Visconti, A.. Statistical Model for Random Telegraph Noise in Flash Memories. IEEE transactions on electron devices, vol.55, no.1, 388-395.

상세보기
10.7873/DATE.2013.266
10.1109/HPCA.2015.7056062
10.1109/ISSCC.2010.5433949
10.1109/GLOCOM.2012.6503610
Bez, R., Camerlenghi, E., Modelli, A., Visconti, A.. Introduction to flash memory. Proceedings of the IEEE, vol.91, no.4, 489-502.

상세보기
10.1109/GLOCOM.2014.7416949
Liu, Ren-Shuo, Chuang, Meng-Yen, Yang, Chia-Lin, Li, Cheng-Hsuan, Ho, Kin-Chu, Li, Hsiang-Pang. Improving Read Performance of NAND Flash SSDs by Exploiting Error Locality. IEEE transactions on computers, vol.65, no.4, 1090-1102.

상세보기
10.1109/ISIT.2011.6033936
Aslam, Chaudhry Adnan, Guan, Yong Liang, Cai, Kui. Decision-Directed Retention-Failure Recovery With Channel Update for MLC NAND Flash Memory. IEEE transactions on circuits and systems. a publication of the IEEE Circuits and Systems Society. I, Regular papers, vol.65, no.1, 353-365.

상세보기
Fossorier, M.P.C., Mihaljevic, M., Imai, H.. Reduced complexity iterative decoding of low-density parity check codes based on belief propagation. IEEE transactions on communications, vol.47, no.5, 673-680.

상세보기
Proc of the USENIX Workshop on Hot Topics in Storage and File Systems (HotStorage) Sentinel cells enabled fast read for NAND flash li 2019 1
10.1109/VLSIT.2015.7223669
Sala, F., Gabrys, R., Dolecek, L.. Dynamic Threshold Schemes for Multi-Level Non-Volatile Memories. IEEE transactions on communications, vol.61, no.7, 2624-2634.

상세보기
Proc FAST Reducing SSD read latency via NAND flash program and erase suspension wu 2012 2 3
Fukami, Aya, Ghose, Saugata, Luo, Yixin, Cai, Yu, Mutlu, Onur. Improving the reliability of chip-off forensic analysis of NAND flash memory devices. Digital investigation, vol.20, no.suppl, S1-S11.

상세보기
10.1109/RELPHY.2006.251188
Flash memory read retry using histograms wu 2015

LOADING...

활용도 분석정보

상세보기

다운로드

내보내기

활용도 Top5 논문

해당 논문의 주제분야에서 활용도가 높은 상위 5개 콘텐츠를 보여줍니다.
더보기 버튼을 클릭하시면 더 많은 관련자료를 살펴볼 수 있습니다.

표제어: PCR

동의어: Packet Collision Rate

용어 설명 출처 목록 (6)

용어 설명: PCR은 세균 특이성이 있는 primer를 이용하여 적은 수의 세균이 있을지라도 쉽게 검출할 수 있는 유용한 방법이며, 이를 이용하여 구강 내 치면세균막이나 타액에서 직접 세균을 검출할 수 있게 되었다[8].

내보내기 구분	파일저장 인쇄 메일전송
구성항목	기본정보 상세정보 관리번호, 논문명, 저널/프로시딩명, 저자 , 발행년, 권, 호, 시작페이지, 끝페이지, 발행기관 관리번호, 논문명, 대등논문명, 저자 , 저널/프로시딩명, 발행기관, 발행년, 발행언어, 권, 호, 시작페이지, 끝페이지, ISBN, ISSN, 주제분야, 키워드, 초록(한글), 초록(영문), 저자(소속기관)
저장형식	Text(ASCII format) Excel format RefWorks Direct Export RIS format (for Reference Manager, ProCite, EndNote), Scholar's Aids, Mendeley
메일정보	받는사람 (필수) @ 보내는사람 (선택) @ 제목 내용 KISTI 검색결과 이메일 서비스
안내	총 건의 자료가 검색되었습니다. 다운받으실 자료의 인덱스를 입력하세요. (1-10,000) 검색결과의 순서대로 최대 10,000건 까지 다운로드가 가능합니다. 데이타가 많을 경우 속도가 느려질 수 있습니다.(최대 2~3분 소요) 다운로드 파일은 UTF-8 형태로 저장됩니다. 파일의 내용이 제대로 보이지 않을실 때는 웹브라우저 상단의 보기 -> 인코딩 -> 자동선택 여부를 확인하십시오. ~ Text(ASCII format) Excel format

연합인증