[논문]A 360-fs-Time-Resolution 7-bit Stochastic Time-to-Digital Converter With Linearity Calibration Using Dual Time Offset Arbiters in 65-nm CMOS

Chung, Hayun; Hyun, Minji; Kim, Jungwon

doi:10.1109/jssc.2020.3036960

[해외논문] A 360-fs-Time-Resolution 7-bit Stochastic Time-to-Digital Converter With Linearity Calibration Using Dual Time Offset Arbiters in 65-nm CMOS

IEEE journal of solid-state circuits, v.56 no.3, 2021년, pp.940 - 949

Chung, Hayun (Korea University, Sejong, South Korea) , Hyun, Minji (Korea Advanced Institute of Science and Technology (KAIST), School of Mechanical and Aerospace Engineering, Daejeon, South Korea) , Kim, Jungwon (Korea Advanced Institute of Science and Technology (KAIST), School of Mechanical and Aerospace Engineering, Daejeon, South Korea)

Abstract ▼ AI-Helper

This article presents a 7-bit stochastic time-to-digital converter (STDC) with dual time offset arbiters that enables linearity calibration. The dual time offset arbiter with 1-bit mode selection effectively doubles time offsets available for time-to-digital conversion with minimal increase in hardware complexity. A genetic algorithm (GA)-based linearity calibration efficiently searches a huge search space to find the optimal time offset mode selection setting and a set of arbiters that lead to minimal integrated nonlinearity (INL). The combination of dual time offset arbiters and GA-based linearity calibration enables the proposed STDC to achieve ultrafine time resolution and a good linearity simultaneously. The proposed STDC also guarantees robust performance against on-die variation and gains good scalability with process technology as the linearity calibration is performed purely in the digital domain. A test chip prototype fabricated in a 65-nm CMOS technology demonstrates 360-fs time resolution with 0.75-LSB INL at 100 MS/s. The prototype achieves the effective time resolution of 630 fs, which is 1.5 times improvement compared with the prior arts.

참고문헌 (31)

Proc IEEE Int Symp Circuits Systems Circuits Syst Inf New encoding scheme for high-speed flash ADC’s kaess 1997 5
Adaptation in Natural and Artificial Systems holland 1975
Kratyuk, V., Hanumolu, P.K., Ok, K., Un-Ku Moon, Mayaram, K.. A Digital PLL With a Stochastic Time-to-Digital Converter. IEEE transactions on circuits and systems. a publication of the IEEE Circuits and Systems Society. I, Regular papers, vol.56, no.8, 1612-1621.

상세보기
Elkholy, Ahmed, Anand, Tejasvi, Woo-Seok Choi, Elshazly, Amr, Hanumolu, Pavan Kumar. A 3.7 mW Low-Noise Wide-Bandwidth 4.5 GHz Digital Fractional-N PLL Using Time Amplifier-Based TDC. IEEE journal of solid-state circuits, vol.50, no.4, 867-881.

상세보기
Xu, Zule, Miyahara, Masaya, Okada, Kenichi, Matsuzawa, Akira. A 3.6 GHz Low-Noise Fractional-N Digital PLL Using SAR-ADC-Based TDC. IEEE journal of solid-state circuits, vol.51, no.10, 2345-2356.

상세보기
Hussein, Ahmed I., Vasadi, Sriharsha, Paramesh, Jeyanandh. A 450 fs 65-nm CMOS Millimeter-Wave Time-to-Digital Converter Using Statistical Element Selection for All-Digital PLLs. IEEE journal of solid-state circuits, vol.53, no.2, 357-374.

상세보기
Yang, H.Y., Sarpeshkar, R.. A time-based energy-efficient analog-to-digital converter. IEEE journal of solid-state circuits, vol.40, no.8, 1590-1601.

상세보기
Proc IEEE Int Symp Circuits Syst A single-slope 80ms/s ADC using two-step time-to-digital conversion park 2009 1125
Daniels, Jorg, Dehaene, Wim, Steyaert, Michiel S J, Wiesbauer, Andreas. A/D Conversion Using Asynchronous Delta-Sigma Modulation and Time-to-Digital Conversion. IEEE transactions on circuits and systems. a publication of the IEEE Circuits and Systems Society. I, Regular papers, vol.57, no.9, 2404-2412.

상세보기
Naraghi, S, Courcy, M, Flynn, M P. A 9-bit, 14 μW and 0.06 mm²Pulse Position Modulation ADC in 90 nm Digital CMOS. IEEE journal of solid-state circuits, vol.45, no.9, 1870-1880.

상세보기
Liang-Jen Chen, Shen-Iuan Liu. A 12-bit 3.4 MS/s Two-Step Cyclic Time-Domain ADC in 0.18- $\mu \text{m}$ CMOS. IEEE transactions on very large scale integration (VLSI) systems, vol.24, no.4, 1470-1483.

상세보기
Minjae Lee, Abidi, A.A.. A 9 b, 1.25 ps Resolution Coarse–Fine Time-to-Digital Converter in 90 nm CMOS that Amplifies a Time Residue. IEEE journal of solid-state circuits, vol.43, no.4, 769-777.

상세보기
Samarah, Amer, Carusone, Anthony Chan. A Digital Phase-Locked Loop With Calibrated Coarse and Stochastic Fine TDC. IEEE journal of solid-state circuits, vol.48, no.8, 1829-1841.

상세보기
Nose, Koichi, Kajita, Mikihiro, Mizuno, Masayuki. A 1-ps Resolution Jitter-Measurement Macro Using Interpolated Jitter Oversampling. IEEE journal of solid-state circuits, vol.41, no.12, 2911-2920.

상세보기
Pellerano, S., Madoglio, P., Palaskas, Y.. A 4.75-GHz Fractional Frequency Divider-by-1.25 With TDC-Based All-Digital Spur Calibration in 45-nm CMOS. IEEE journal of solid-state circuits, vol.44, no.12, 3422-3433.

상세보기
Niclass, C., Soga, M., Matsubara, H., Kato, S., Kagami, M.. A 100-m Range 10-Frame/s 340 $\,\times\, $96-Pixel Time-of-Flight Depth Sensor in 0.18- $\mu\hbox{m}$ CMOS. IEEE journal of solid-state circuits, vol.48, no.2, 559-572.

상세보기
Proc Symp VLSI Circuits Dig Tech Papers A 0.63 ps, 12 b, synchronous cyclic TDC using a time adder for on-chip jitter measurement of a SoC in 28 nm CMOS technology kim 2014 1
IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers 15.5 a 0.6 V 1.17ps PVT-tolerant and synthesizable time-to-digital converter using stochastic phase interpolation with 16$\times$ 00D7; spatial redundancy in 14nm FinFET technology kim 2015 280
10.1109/VLSIC.2008.4585992
Tierno, J.A., Rylyakov, A.V., Friedman, D.J.. A Wide Power Supply Range, Wide Tuning Range, All Static CMOS All Digital PLL in 65 nm SOI. IEEE journal of solid-state circuits, vol.43, no.1, 42-51.

상세보기
Staszewski, R.B., Wallberg, J.L., Rezeq, S., Hung, Chih-Ming, Eliezer, O.E., Vemulapalli, S.K., Fernando, C., Maggio, K., Staszewski, R., Barton, N., Lee, Meng-Chang, Cruise, P., Entezari, M., Muhammad, K., Leipold, D.. All-digital PLL and transmitter for mobile phones. IEEE journal of solid-state circuits, vol.40, no.12, 2469-2482.

상세보기
Nissinen, I., Kostamovaara, J.. On-Chip Voltage Reference-Based Time-to-Digital Converter for Pulsed Time-of-Flight Laser Radar Measurements. IEEE transactions on instrumentation and measurement, vol.58, no.6, 1938-1948.

상세보기
Hsu, Chun-Ming, Straayer, Matthew Z., Perrott, Michael H.. A Low-Noise Wide-BW 3.6-GHz Digital $\Delta\Sigma$ Fractional-N Frequency Synthesizer With a Noise-Shaping Time-to-Digital Converter and Quantization Noise Cancellation. IEEE journal of solid-state circuits, vol.43, no.12, 2776-2786.

상세보기
Raisanen-Ruotsalainen, E., Rahkonen, T., Kostamovaara, J.. An integrated time-to-digital converter with 30-ps single-shot precision. IEEE journal of solid-state circuits, vol.35, no.10, 1507-1510.

상세보기
IEEE Symp VLSI Circuits Dig Tech Papers A 0.63ps resolution, 11b pipeline TDC in $0.13\mu\text{m}$ CMOS seo 2011 152
KwangSeok Kim, WonSik Yu, SeongHwan Cho. A 9 bit, 1.12 ps Resolution 2.5 b/Stage Pipelined Time-to-Digital Converter in 65 nm CMOS Using Time-Register. IEEE journal of solid-state circuits, vol.49, no.4, 1007-1016.

상세보기
Jun-Seok Kim, Young-Hun Seo, Yunjae Suh, Hong-June Park, Jae-Yoon Sim. A 300-MS/s, 1.76-ps-Resolution, 10-b Asynchronous Pipelined Time-to-Digital Converter With on-Chip Digital Background Calibration in 0.13-µm CMOS. IEEE journal of solid-state circuits, vol.48, no.2, 516-526.

상세보기
Vercesi, Luca, Liscidini, Antonio, Castello, Rinaldo. Two-Dimensions Vernier Time-to-Digital Converter. IEEE journal of solid-state circuits, vol.45, no.8, 1504-1512.

상세보기
Dudek, P., Szczepanski, S., Hatfield, J.V.. A high-resolution CMOS time-to-digital converter utilizing a Vernier delay line. IEEE journal of solid-state circuits, vol.35, no.2, 240-247.

상세보기
Wang, Hechen, Dai, Fa Foster, Wang, Hua. A Reconfigurable Vernier Time-to-Digital Converter With 2-D Spiral Comparator Array and Second-Order $\Delta \Sigma$ Linearization. IEEE journal of solid-state circuits, vol.53, no.3, 738-749.

상세보기
Andersson, Niklas U., Vesterbacka, Mark. A Vernier Time-to-Digital Converter With Delay Latch Chain Architecture. IEEE transactions on circuits and systems. a publication of the IEEE Circuits and Systems Society. II, Express briefs, vol.61, no.10, 773-777.

상세보기

LOADING...

활용도 분석정보

상세보기

다운로드

내보내기

활용도 Top5 논문

해당 논문의 주제분야에서 활용도가 높은 상위 5개 콘텐츠를 보여줍니다.
더보기 버튼을 클릭하시면 더 많은 관련자료를 살펴볼 수 있습니다.

원문 URL 링크

DOI : 10.1109/JSSC.2020.3036960
IEEE : 저널 > 논문

*원문 PDF 파일 및 링크정보가 존재하지 않을 경우 KISTI DDS 시스템에서 제공하는 원문복사서비스를 사용할 수 있습니다.

저작권 관리 안내

내보내기 메뉴

내보내기 구분

파일저장
인쇄
메일전송

구성항목

기본정보
상세정보

관리번호, 논문명, 저널/프로시딩명, 저자 , 발행년, 권, 호, 시작페이지, 끝페이지, 발행기관

저장형식

Text(ASCII format)
Excel format
RefWorks Direct Export
RIS format (for Reference Manager, ProCite, EndNote), Scholar's Aids, Mendeley

메일정보

받는사람 (필수): @
보내는사람 (선택): @
제목
내용: KISTI 검색결과 이메일 서비스

안내

총 건의 자료가 검색되었습니다.

다운받으실 자료의 인덱스를 입력하세요. (1-10,000)

검색결과의 순서대로 최대 10,000건 까지 다운로드가 가능합니다.

데이타가 많을 경우 속도가 느려질 수 있습니다.(최대 2~3분 소요)

다운로드 파일은 UTF-8 형태로 저장됩니다.
파일의 내용이 제대로 보이지 않을실 때는 웹브라우저 상단의 보기 -> 인코딩 -> 자동선택 여부를 확인하십시오.

Text(ASCII format)
Excel format

표제어: PCR

동의어: Packet Collision Rate

용어 설명 출처 목록 (6)

용어 설명: PCR은 세균 특이성이 있는 primer를 이용하여 적은 수의 세균이 있을지라도 쉽게 검출할 수 있는 유용한 방법이며, 이를 이용하여 구강 내 치면세균막이나 타액에서 직접 세균을 검출할 수 있게 되었다[8].

AI-Helper ※ AI-Helper는 을 사용합니다.

AI-Helper

안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

연합인증