[논문]A 28-nm 10-b 2.2-GS/s 18.2-mW Relative-Prime Time-Interleaved Sub-Ranging SAR ADC With On-Chip Background Skew Calibration

Chang, Dong-Jin; Choi, Michael; Ryu, Seung-Tak

doi:10.1109/jssc.2021.3073976

[해외논문] A 28-nm 10-b 2.2-GS/s 18.2-mW Relative-Prime Time-Interleaved Sub-Ranging SAR ADC With On-Chip Background Skew Calibration

IEEE journal of solid-state circuits, v.56 no.9, 2021년, pp.2691 - 2700

Chang, Dong-Jin (Korea Advanced Institute of Science and Technology, School of Electrical Engineering, Daejeon, South Korea) , Choi, Michael (Samsung Electronics, Hwaseong, South Korea) , Ryu, Seung-Tak (Korea Advanced Institute of Science and Technology, School of Electrical Engineering, Daejeon, South Korea)

Abstract ▼ AI-Helper

This article presents a relative-prime-based time-interleaved (RP TI) sub-ranging successive-approximation register (SAR) analog-to-digital converter (ADC) with on-chip background skew calibration. The proposed calibration aligns the sampling time of every fine ADC (F-ADC) to that of a particular coarse ADC (C-ADC) that works as a reference ADC. To avoid the unwanted calibration tone from the reference ADC, the C-ADC is also time-interleaved to make all samples undergo the same kick back. By setting the numbers of the time-interleaved channels of the C-ADCs and F-ADCs in a relative-prime relationship, every C-ADC can be evenly shared by every F-ADC; thus, the timing skews between the interleaved sub-ADCs are calibrated by adjusting the sampling edges of every F-ADC to the particular C-ADC working as a reference ADC. An 18-channel TI 10-bit 2.2-GS/s SAR ADC was implemented as a prototype with 28-nm CMOS. Owing to the proposed on-chip background skew calibration, the peak tone by skew was reduced by 23 dB from −40 to −63 dB, which corresponds to the residual skew reduction from 1.6 ps to 113 fs near the Nyquist input. Thus, the prototype ADC achieved a spurious free dynamic range (SFDR) over 52.8 dB and a signal-to-noise-and-distortion ratio (SNDR) over 44.9 dB with 18.2-mW power consumption, which leads to a Walden figure-of-merit (FoM) of 57.8 fJ/conversion-step.

참고문헌 (29)

Lin, Chin-Yu, Wei, Yen-Hsin, Lee, Tai-Cheng. A 10-bit 2.6-GS/s Time-Interleaved SAR ADC With a Digital-Mixing Timing-Skew Calibration Technique. IEEE journal of solid-state circuits, vol.53, no.5, 1508-1517.

상세보기
Proc Symp VLSI Circuits A 0.014 mm2 10-bit 2GS/s time-interleaved SAR ADC with low-complexity background timing skew calibration luo 2017 278
Proc IEEE Symp VLSI Circuits (VLSI-Circuits) A 8.2-mW 10-b 1.6-GS/s 4× TI SAR ADC with fast reference charge neutralization and background timing-skew calibration in 16-nm CMOS lin 2016 1
Guo, Mingqiang, Mao, Jiaji, Sin, Sai-Weng, Wei, Hegong, Martins, Rui P.. A 5 GS/s 29 mW Interleaved SAR ADC With 48.5 dB SNDR Using Digital-Mixing Background Timing-Skew Calibration for Direct Sampling Applications. IEEE access : practical research, open solutions, vol.8, 138944-138954.

상세보기
Guo, Mingqiang, Mao, Jiaji, Sin, Sai-Weng, Wei, Hegong, Martins, Rui P.. A 1.6-GS/s 12.2-mW Seven-/Eight-Way Split Time-Interleaved SAR ADC Achieving 54.2-dB SNDR With Digital Background Timing Mismatch Calibration. IEEE journal of solid-state circuits, vol.55, no.3, 693-705.

상세보기
Kang, Hyun-Wook, Hong, Hyeok-Ki, Kim, Wan, Ryu, Seung-Tak. A Time-Interleaved 12-b 270-MS/s SAR ADC With Virtual-Timing-Reference Timing-Skew Calibration Scheme. IEEE journal of solid-state circuits, vol.53, no.9, 2584-2594.

상세보기
Hyun-Wook Kang, Hyeok-Ki Hong, Sanghoon Park, Ki-Jin Kim, Kwang-Ho Ahn, Seung-Tak Ryu. A Sign-Equality-Based Background Timing-Mismatch Calibration Algorithm for Time-Interleaved ADCs. IEEE transactions on circuits and systems. a publication of the IEEE Circuits and Systems Society. II, Express briefs, vol.63, no.6, 518-522.

상세보기
10.1109/ISSCC.2002.992988
IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers A 40 GS/s 6b ADC in 65 nm CMOS greshishchev 2010 390
10.1109/ISSCC.2014.6757481
IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers A 10b 1.5GS/s pipelined-SAR ADC with background second-stage common-mode regulation and offset calibration in 14nm CMOS FinFET kull 2017 474
Harpe, P. J. A., Zhou, C., Yu Bi, van der Meijs, N. P., Xiaoyan Wang, Philips, K., Dolmans, G., de Groot, H.. A 26 $\mu$ W 8 bit 10 MS/s Asynchronous SAR ADC for Low Energy Radios. IEEE journal of solid-state circuits, vol.46, no.7, 1585-1595.

상세보기
ISSCC Dig Tech Papers A double-tail latch-type voltage sense amplifier with 18ps setup+hold time schinkel 2007 314
McCreary, J.L., Gray, P.R.. All-MOS charge redistribution analog-to-digital conversion techniques. I. IEEE journal of solid-state circuits, vol.10, no.6, 371-379.

상세보기
Sunghyuk Lee, Chandrakasan, Anantha P., Hae-Seung Lee. A 1 GS/s 10b 18.9 mW Time-Interleaved SAR ADC With Background Timing Skew Calibration. IEEE journal of solid-state circuits, vol.49, no.12, 2846-2856.

상세보기
Hyeok-Ki Hong, Wan Kim, Hyun-Wook Kang, Sun-Jae Park, Choi, Michael, Ho-Jin Park, Seung-Tak Ryu. A Decision-Error-Tolerant 45 nm CMOS 7b 1 GS/s Nonbinary 2b/Cycle SAR ADC. IEEE journal of solid-state circuits, vol.50, no.2, 543-555.

상세보기
Stepanovic, Dušan, Nikolic, Borivoje. A 2.8 GS/s 44.6 mW Time-Interleaved ADC Achieving 50.9 dB SNDR and 3 dB Effective Resolution Bandwidth of 1.5 GHz in 65 nm CMOS. IEEE journal of solid-state circuits, vol.48, no.4, 971-982.

상세보기
10.1109/ISSCC.2014.6757481
IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers 26.4 A 21fJ/conv-step 9 ENOB 1.6GS/S 2× time-interleaved FATI SAR ADC with background offset and timing-skew calibration in 45nm CMOS sung 2015 464
Doris, Kostas, Janssen, Erwin, Nani, Claudio, Zanikopoulos, Athon, van der Weide, Gerard. A 480 mW 2.6 GS/s 10b Time-Interleaved ADC With 48.5 dB SNDR up to Nyquist in 65 nm CMOS. IEEE journal of solid-state circuits, vol.46, no.12, 2821-2833.

상세보기
Jeonggoo Song, Ragab, Kareem, Xiyuan Tang, Nan Sun. A 10-b 800-MS/s Time-Interleaved SAR ADC With Fast Variance-Based Timing-Skew Calibration. IEEE journal of solid-state circuits, vol.52, no.10, 2563-2575.

상세보기
Chen, S.-W.M., Brodersen, R.W.. A Subsampling Radio Architecture for Ultrawideband Communications. IEEE transactions on signal processing : a publication of the IEEE Signal Processing Society, vol.55, no.10, 5018-5031.

상세보기
Zhou, Yuan, Xu, Benwei, Chiu, Yun. A 12-b 1-GS/s 31.5-mW Time-Interleaved SAR ADC With Analog HPF-Assisted Skew Calibration and Randomly Sampling Reference ADC. IEEE journal of solid-state circuits, vol.54, no.8, 2207-2218.

상세보기
IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers A 0.85 fJ/conversionstep 10 b 200 kS/s subranging SAR ADC in 40 nm CMOS tai 2014 196
Moon, Kyoung-Jun, Oh, Dong-Ryeol, Choi, Michael, Ryu, Seung-Tak. A 28-nm CMOS 12-Bit 250-MS/s Voltage-Current-Time Domain 3-Stage Pipelined ADC. IEEE transactions on circuits and systems. a publication of the IEEE Circuits and Systems Society. II, Express briefs, vol.67, no.12, 2843-2847.

상세보기
Seo, Min-Jae, Roh, Yi-Ju, Chang, Dong-Jin, Kim, Wan, Kim, Ye-Dam, Ryu, Seung-Tak. A Reusable Code-Based SAR ADC Design With CDAC Compiler and Synthesizable Analog Building Blocks. IEEE transactions on circuits and systems. a publication of the IEEE Circuits and Systems Society. II, Express briefs, vol.65, no.12, 1904-1908.

상세보기
Andreani, P., Bigongiari, F., Roncella, R., Saletti, R., Terreni, P.. Digitally controlled shunt capacitor CMOS delay line. Analog integrated circuits and signal processing, vol.18, no.1, 89-96.

상세보기
Chun-Cheng Liu, Soon-Jyh Chang, Guan-Ying Huang, Ying-Zu Lin. A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure. IEEE journal of solid-state circuits, vol.45, no.4, 731-740.

상세보기
Jen-Huan Tsai, Hui-Huan Wang, Yang-Chi Yen, Chang-Ming Lai, Yen-Ju Chen, Po-Chuin Huang, Ping-Hsuan Hsieh, Hsin Chen, Chao-Cheng Lee. A 0.003 mm $^{2}$ 10 b 240 MS/s 0.7 mW SAR ADC in 28 nm CMOS With Digital Error Correction and Correlated-Reversed Switching. IEEE journal of solid-state circuits, vol.50, no.6, 1382-1398.

상세보기

LOADING...

활용도 분석정보

상세보기

다운로드

내보내기

활용도 Top5 논문

해당 논문의 주제분야에서 활용도가 높은 상위 5개 콘텐츠를 보여줍니다.
더보기 버튼을 클릭하시면 더 많은 관련자료를 살펴볼 수 있습니다.

원문 URL 링크

DOI : 10.1109/JSSC.2021.3073976
IEEE : 저널 > 논문

*원문 PDF 파일 및 링크정보가 존재하지 않을 경우 KISTI DDS 시스템에서 제공하는 원문복사서비스를 사용할 수 있습니다.

저작권 관리 안내

내보내기 메뉴

내보내기 구분

파일저장
인쇄
메일전송

구성항목

기본정보
상세정보

관리번호, 논문명, 저널/프로시딩명, 저자 , 발행년, 권, 호, 시작페이지, 끝페이지, 발행기관

저장형식

Text(ASCII format)
Excel format
RefWorks Direct Export
RIS format (for Reference Manager, ProCite, EndNote), Scholar's Aids, Mendeley

메일정보

받는사람 (필수): @
보내는사람 (선택): @
제목
내용: KISTI 검색결과 이메일 서비스

안내

총 건의 자료가 검색되었습니다.

다운받으실 자료의 인덱스를 입력하세요. (1-10,000)

검색결과의 순서대로 최대 10,000건 까지 다운로드가 가능합니다.

데이타가 많을 경우 속도가 느려질 수 있습니다.(최대 2~3분 소요)

다운로드 파일은 UTF-8 형태로 저장됩니다.
파일의 내용이 제대로 보이지 않을실 때는 웹브라우저 상단의 보기 -> 인코딩 -> 자동선택 여부를 확인하십시오.

Text(ASCII format)
Excel format

표제어: PCR

동의어: Packet Collision Rate

용어 설명 출처 목록 (6)

용어 설명: PCR은 세균 특이성이 있는 primer를 이용하여 적은 수의 세균이 있을지라도 쉽게 검출할 수 있는 유용한 방법이며, 이를 이용하여 구강 내 치면세균막이나 타액에서 직접 세균을 검출할 수 있게 되었다[8].

AI-Helper ※ AI-Helper는 을 사용합니다.

AI-Helper

안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

연합인증