$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Hardware accelerated range Doppler algorithm for SAR data processing using Zynq processor

Circuit world : journal of the Institute of Circuit Technology, technical journal of the Printed Circuit and Interconnection Foundation, v.47 no.2, 2021년, pp.184 - 193  

Mewada, Hiren K. ,  Chaudhari, Jitendra ,  Patel, Amit V. ,  Mahant, Keyur ,  Vala, Alpesh

Abstract AI-Helper 아이콘AI-Helper

PurposeSynthetic aperture radar (SAR) imaging is the most computational intensive algorithm and this makes its implementation challenging for real-time application. This paper aims to present the chirp-scaling algorithm (CSA) for real-time SAR applications, using advanced field programmable gate arr...

참고문헌 (42)

  1. 48 2016 10.1109/ICRAMET.2016.7849580 2016 International Conference on Radar, Antenna, Microwave, Electronics, and Telecommunications (ICRAMET) Hardware optimized implementation of digital pulse compression based on FPGA 

  2. 2011 Computational Methods and Experimental Measurements XV 

  3. 2005 Digital Processing of Synthetic Aperture Radar Data Algorithms and Implementation 

  4. 5318 2012 MATLAB based SAR signal processor for educational use 

  5. 312 2010 10.1109/ICCNT.2010.12 2010 Second International Conference on Computer and Network Technology A high speed FPGA implementation of a 1024-point complex FFT, processor 

  6. 1 2008 Near real time SAR processors for ISRO’s Multi-Mode RISAT-I and DMSAR 

  7. Revista Facultad de Ingenieria Universidad de Antioquia 55 134 2010 Signal compression in radar using FPGA 

  8. International Journal of Electronics 1 2020 A unified reconfigurable CORDIC processor for floating-point arithmetic 

  9. IEICE Electronics Express 15 10 1 2018 Design and implementation of a multi-channel space-borne SAR imaging system on vivado HLS 

  10. IEEE Journal of Selected Topics in Applied Earth Observations and Remote Sensing 8 11 4995 2015 10.1109/JSTARS.2015.2507878 The special issue on multichannel space-based SAR 

  11. 449 2009 10.1109/APMC.2009.5384212 2009 Asia Pacific Microwave Conference An efficient FFT architecture for OFDM communication systems 

  12. 239 2008 The realization of FFT algorithm based on FPGA co-processor 

  13. 1 2014 2014 IEEE High Performance Extreme Computing Conference (HPEC) Accelerating SAR processing on cots FPGA hardware using c-to-gates design tools 

  14. Remote Sensing Letters 9 5 421 2018 10.1080/2150704X.2018.1430392 Validation of wind speed retrieval from RISAT-1 SAR images of the North Indian Ocean 

  15. 2011 Architecture of a 2D FFT coprocessor system for real-time SAR image data processing 

  16. 1 2018 International Conference On Electrical and Electronics Engineering Digital matched filtering based on-board radar signal processing 

  17. 1760 2017 Design and development of FPGA-based FFT co-processor for synthetic aperture radar (SAR) 

  18. Advances in Engineering Research 117 307 2017 A phase difference detection method implementation based on DFT in multi-band SAR system 

  19. 1 2016 2016 41st International Conference on Infrared, Millimeter, and Terahertz waves (IRMMW-THz) Pathfinder #x2014; a high resolution 220 GHz imaging radar providing phenomenological data for security scanner development 

  20. Computers & Electrical Engineering 72 631 2018 10.1016/j.compeleceng.2018.01.024 Concurrent design of active contour for image segmentation using Zynq ZC702 

  21. IEEE Geoscience and Remote Sensing Magazine 1 1 6 2013 10.1109/MGRS.2013.2248301 A tutorial on synthetic aperture radar 

  22. 2367 2007 10.1109/WCNC.2007.442 2007 IEEE Wireless Communications and Networking Conference A high performance scalable FFT 

  23. Remote Sensing 11 3 357 2019 10.3390/rs11030357 Assessment of coastal aquaculture for India from sentinel-1 SAR time series 

  24. 2014 Boost software performance on Zynq-7000 AP SoC with NEON 

  25. Mathematical Problems in Engineering 2015 1 2015 High real-time design of digital pulse compression based on FPGA 

  26. 827 2013 International Conference on Advanced ICT and Education (ICAICTE-13) Design and realization of digital pulse compression in pulsed radars based on linear frequency modulation (LFM) waveforms using FPGA 

  27. 74 2013 International Conference on Architecture of Computing Systems Synthetic aperture radar data processing on an FPGA multi-core system 

  28. 1 2017 International Conference on Information and Communication Technology for Intelligent Systems Design of high-speed LVDS data communication link using FPGA 

  29. 1990 Radar Handbook Second Edition 

  30. 1999 Synthetic Aperture Radar Signal Processing 

  31. 263 2018 10.23919/GEMIC.2018.8335080 2018 11th German Microwave Conference (GeMiC) Hardware-accelerated embedded SAR processor for realtime FMCW radar applications 

  32. Sensors 19 15 3409 2019 10.3390/s19153409 A highly efficient heterogeneous processor for SAR 

  33. 432 2010 10.1109/ICCMS.2010.112 2010 Second International Conference on Computer Modeling and Simulation Design of pipelined FFT processor based on FPGA 

  34. Xilinx (2018a), “Xilinx Vivado HLS”, available at: www.xilinx.com/products/design-tools/vivado/integration/esl-design.html 

  35. Xilinx (2018b), “Xilinx ZC-7000 SoC Datasheet”, available at: www.xilinx.com/support/documentation/data_sheets/ds190-Zynq-7000-Overview.pdf 

  36. 2017 Proceedings of the 2017 International Conference on Electrical and Computing Technologies and Applications Embedded synthetic aperture radar imaging system on compact DSP platform 

  37. IEICE Electronics Express 13 22 13 2016 A high-precision hardware-efficient radix-2k FFT processor for SAR imaging system 

  38. IEEE Journal of Selected Topics in Applied Earth Observations and Remote Sensing 10 4 1443 2017 10.1109/JSTARS.2016.2611005 Sparsity-driven SAR imaging for highly maneuvering ground target by the combination of time-frequency analysis and parametric Bayesian learning 

  39. IEEE Geoscience and Remote Sensing Letters 15 1 88 2017 A chirp scaling algorithm for forward-looking linear-array SAR with constant acceleration 

  40. Sensors 16 4 494 2016 10.3390/s16040494 Accelerating spaceborne SAR imaging using multiple CPU/GPU 

  41. Journal of Geovisualization and Spatial Analysis 4 1 2 2020 10.1007/s41651-019-0042-1 Design and implementation of raw data compression system for subsurface detection SAR based on FPGA 

  42. Circuit World 45 3 169 2019 10.1108/CW-02-2019-0015 Low computation digital down converter using polyphase IIR filter 

섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로