최소 단어 이상 선택하여야 합니다.
최대 10 단어까지만 선택 가능합니다.
다음과 같은 기능을 한번의 로그인으로 사용 할 수 있습니다.
NTIS 바로가기Electronics, v.11 no.20, 2022년, pp.3352 -
Pae, Sung-il (Department of Computer Engineering, Hongik University, Seoul 04066, Korea) , Kwon, Kon-Woo (Department of Computer Engineering, Hongik University, Seoul 04066, Korea)
Data bus inversion (DBI) is an encoding technique that saves power in data movement in which the majority function plays an essential role. For a latency optimization, the majority function can be replaced by a majority approximator that allows for a small error in majority voting to obtain a faster...
Stan Bus-invert coding for low-power I/O IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 1995 10.1109/92.365453 3 49
Stan Low-power encodings for global communication in CMOS VLSI IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 1997 10.1109/92.645071 5 444
Bae An 80 nm 4 Gb/s/pin 32 bit 512 Mb GDDR4 graphics DRAM with low power and low noise data bus inversion IEEE J. Solid-State Circuits 2008 10.1109/JSSC.2007.908002 43 121
Hollis Data bus inversion in high-speed memory applications IEEE Trans. Circuits Syst. II Express Briefs 2009 56 300
Sohn A 1.2 V 30 nm 3.2 Gb/s/pin 4 Gb DDR4 SDRAM with dual-error detection and PVT-tolerant data-fetch scheme IEEE J. Solid-State Circuits 2012 10.1109/JSSC.2012.2213512 48 168
10.1587/elex.18.20200378 Kwon, K.W. (2021). Optimal bus coding for OR-chained buses. IEICE Electron. Express, 18.
Borkar The future of microprocessors Commun. ACM 2011 10.1145/1941487.1941507 54 67
Borkar Role of interconnects in the future of computing J. Light. Technol. 2013 10.1109/JLT.2013.2283277 31 3927
Keckler GPUs and the future of parallel computing IEEE Micro 2011 10.1109/MM.2011.89 31 7
10.3390/electronics11081205 Pae, S.i., and Kwon, K.W. (2022). Latency-Optimized Design of Data Bus Inversion. Electronics, 11.
Shin Partial bus-invert coding for power optimization of application-specific systems IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 2001 10.1109/92.924059 9 377
Palnitkar, S. (1996). Verilog HDL: A Guide to Digital Design and Synthesis, Prentice-Hall, Inc.
Parhami Voting networks IEEE Trans. Reliab. 1991 10.1109/24.85461 40 380
Balasubramanian A distributed minority and majority voting based redundancy scheme Microelectron. Reliab. 2015 10.1016/j.microrel.2015.07.015 55 1373
Nagendra Power-delay characteristics of CMOS adders IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 1994 10.1109/92.311649 2 377
해당 논문의 주제분야에서 활용도가 높은 상위 5개 콘텐츠를 보여줍니다.
더보기 버튼을 클릭하시면 더 많은 관련자료를 살펴볼 수 있습니다.
*원문 PDF 파일 및 링크정보가 존재하지 않을 경우 KISTI DDS 시스템에서 제공하는 원문복사서비스를 사용할 수 있습니다.
오픈액세스 학술지에 출판된 논문
※ AI-Helper는 부적절한 답변을 할 수 있습니다.