[논문]Majority Approximators for Low-Latency Data Bus Inversion

Pae, Sung-il; Kwon, Kon-Woo

doi:10.3390/electronics11203352

[해외논문] Majority Approximators for Low-Latency Data Bus Inversion 원문보기

Electronics, v.11 no.20, 2022년, pp.3352 -

Pae, Sung-il (Department of Computer Engineering, Hongik University, Seoul 04066, Korea) , Kwon, Kon-Woo (Department of Computer Engineering, Hongik University, Seoul 04066, Korea)

Abstract ▼ AI-Helper

Data bus inversion (DBI) is an encoding technique that saves power in data movement in which the majority function plays an essential role. For a latency optimization, the majority function can be replaced by a majority approximator that allows for a small error in majority voting to obtain a faster encoder that still saves power. In this work, we propose two systematic approaches for finding high-performance majority approximators. First, we perform an exhaustive search of all possible Boolean functions to find an optimal approximator based on a certain circuit structure comprised of fifteen logic gates. The approximator found by the systematic search can be implemented using compound gates, resulting in a latency-efficient design with only two gate levels. Compared with prior works using a heuristic idea, the proposed circuit runs at the same speed but achieves greater switching activity savings. Second, we propose another majority approximator using the average of three randomly permuted copies of the approximator found in the first approach. We show that the second proposed approximator achieves even higher savings in switching activity as its function is closer to a true majority voter. We report various performance metrics of the newly found majority approximators based on syntheses using a 65 nm process.

참고문헌 (22)

Stan Bus-invert coding for low-power I/O IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 1995 10.1109/92.365453 3 49

상세보기
Stan Low-power encodings for global communication in CMOS VLSI IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 1997 10.1109/92.645071 5 444

상세보기
Bae An 80 nm 4 Gb/s/pin 32 bit 512 Mb GDDR4 graphics DRAM with low power and low noise data bus inversion IEEE J. Solid-State Circuits 2008 10.1109/JSSC.2007.908002 43 121

상세보기
Hollis Data bus inversion in high-speed memory applications IEEE Trans. Circuits Syst. II Express Briefs 2009 56 300

상세보기
10.23919/DATE.2018.8342169 Lucas, J., Lal, S., and Juurlink, B. (2018, January 19-23). Optimal DC/AC data bus inversion coding. Proceedings of the 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE), Dresden, Germany.
Sohn A 1.2 V 30 nm 3.2 Gb/s/pin 4 Gb DDR4 SDRAM with dual-error detection and PVT-tolerant data-fetch scheme IEEE J. Solid-State Circuits 2012 10.1109/JSSC.2012.2213512 48 168

상세보기
10.1587/elex.18.20200378 Kwon, K.W. (2021). Optimal bus coding for OR-chained buses. IEICE Electron. Express, 18.

상세보기
Borkar The future of microprocessors Commun. ACM 2011 10.1145/1941487.1941507 54 67

상세보기
Borkar Role of interconnects in the future of computing J. Light. Technol. 2013 10.1109/JLT.2013.2283277 31 3927

상세보기
10.1109/TEST.2011.6139189 Dally, B. (2011, January 20-22). Power, programmability, and granularity: The challenges of exascale computing. Proceedings of the 2011 IEEE International Test Conference, Anaheim, CA, USA.
Keckler GPUs and the future of parallel computing IEEE Micro 2011 10.1109/MM.2011.89 31 7

상세보기
10.1109/IISWC.2013.6704670 Kestor, G., Gioiosa, R., Kerbyson, D.J., and Hoisie, A. (2013, January 22-24). Quantifying the energy cost of data movement in scientific applications. Proceedings of the 2013 IEEE International Symposium on Workload Characterization (IISWC), Portland, OR, USA.
10.2172/1222713 Lucas, R., Ang, J., Bergman, K., Borkar, S., Carlson, W., Carrington, L., Chiu, G., Colwell, R., Dally, W., and Dongarra, J. (2014). Doe Advanced Scientific Computing Advisory Subcommittee (Ascac) Report: Top Ten Exascale Research Challenges, Technical report.
10.3390/electronics11081205 Pae, S.i., and Kwon, K.W. (2022). Latency-Optimized Design of Data Bus Inversion. Electronics, 11.

상세보기
Shin Partial bus-invert coding for power optimization of application-specific systems IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 2001 10.1109/92.924059 9 377

상세보기
10.1109/HPCA.2018.00014 Lee, D., O’Connor, M., and Chatterjee, N. (2018, January 24-28). Reducing Data Transfer Energy by Exploiting Similarity within a Data Transaction. Proceedings of the 2018 IEEE International Symposium on High Performance Computer Architecture (HPCA), Vienna, Austria.
10.1145/2830772.2830806 Song, Y., and Ipek, E. (2015, January 5-9). More is less: Improving the energy efficiency of data movement via opportunistic use of sparse codes. Proceedings of the 2015 48th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), Waikiki, HI, USA.
Palnitkar, S. (1996). Verilog HDL: A Guide to Digital Design and Synthesis, Prentice-Hall, Inc.
Parhami Voting networks IEEE Trans. Reliab. 1991 10.1109/24.85461 40 380

상세보기
Balasubramanian A distributed minority and majority voting based redundancy scheme Microelectron. Reliab. 2015 10.1016/j.microrel.2015.07.015 55 1373

상세보기
Nagendra Power-delay characteristics of CMOS adders IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 1994 10.1109/92.311649 2 377

상세보기
10.1007/978-1-4471-4492-2 Laros III, J.H., Pedretti, K., Kelly, S.M., Shu, W., Ferreira, K., Vandyke, J., and Vaughan, C. (2013). Energy Delay Product. Energy-Efficient High Performance Computing, Springer.

LOADING...

활용도 분석정보

상세보기

다운로드

내보내기

활용도 Top5 논문

해당 논문의 주제분야에서 활용도가 높은 상위 5개 콘텐츠를 보여줍니다.
더보기 버튼을 클릭하시면 더 많은 관련자료를 살펴볼 수 있습니다.

내보내기 구분	파일저장 인쇄 메일전송
구성항목	기본정보 상세정보 관리번호, 논문명, 저널/프로시딩명, 저자 , 발행년, 권, 호, 시작페이지, 끝페이지, 발행기관 관리번호, 논문명, 대등논문명, 저자 , 저널/프로시딩명, 발행기관, 발행년, 발행언어, 권, 호, 시작페이지, 끝페이지, ISBN, ISSN, 주제분야, 키워드, 초록(한글), 초록(영문), 저자(소속기관)
저장형식	Text(ASCII format) Excel format RefWorks Direct Export RIS format (for Reference Manager, ProCite, EndNote), Scholar's Aids, Mendeley
메일정보	받는사람 (필수) @ 보내는사람 (선택) @ 제목 내용 KISTI 검색결과 이메일 서비스
안내	총 건의 자료가 검색되었습니다. 다운받으실 자료의 인덱스를 입력하세요. (1-10,000) 검색결과의 순서대로 최대 10,000건 까지 다운로드가 가능합니다. 데이타가 많을 경우 속도가 느려질 수 있습니다.(최대 2~3분 소요) 다운로드 파일은 UTF-8 형태로 저장됩니다. 파일의 내용이 제대로 보이지 않을실 때는 웹브라우저 상단의 보기 -> 인코딩 -> 자동선택 여부를 확인하십시오. ~ Text(ASCII format) Excel format

연합인증

[해외논문] Majority Approximators for Low-Latency Data Bus Inversion 원문보기

Abstract ▼ AI-Helper

참고문헌 (22)

이 논문을 인용한 문헌

연구과제 타임라인

활용도 분석정보

활용도 Top5 논문

관련 콘텐츠

원문 보기

원문 URL 링크

오픈액세스(OA) 유형

이 논문과 함께 이용한 콘텐츠

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

선택된 텍스트

연합인증

[해외논문] Majority Approximators for Low-Latency Data Bus Inversion 원문보기

Abstract ▼ AI-Helper

참고문헌 (22)

이 논문을 인용한 문헌

연구과제 타임라인

전체(0) 논문(0) 특허(0) 보고서(0)

전체(0) 논문(0) 특허(0) 보고서(0)

활용도 분석정보

활용도 Top5 논문 더보기

관련 콘텐츠

원문 보기

원문 URL 링크

오픈액세스(OA) 유형

이 논문과 함께 이용한 콘텐츠

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

선택된 텍스트

활용도 Top5 논문