[논문]Fully digital fast transient phase-locked digital LDO-embedded-MDLL for DVFS applications

Akram, Muhammad Abrar; Hwang, In-Chul

doi:10.1007/s10470-017-1028-x

Fully digital fast transient phase-locked digital LDO-embedded-MDLL for DVFS applications

Analog integrated circuits and signal processing, v.93 no.1, 2017년, pp.123 - 136

Akram, Muhammad Abrar , Hwang, In-Chul

Abstract ▼ AI-Helper

This paper presents a multiplying delay-locked loop (MDLL) embedded with a frequency-only reference (F-REF) based fully digital low-dropout regulator (DLDO) that outperforms conventional dynamic voltage and frequency scaling circuits when driving digital-load circuits that operate down to the near-threshold voltage level . We also propose a feed-forward acceleration (FFA) technique, which is dynamically activated only during the transient period to reduce the transient response time and voltage droop caused by the load current step. The proposed DLDO-embedded-MDLL was fabricated in a 40 nm CMOS process and occupies an active area of 0.02 mm(2). At the typical V-IN = 1.2 V and F-REF = 37.4 MHz, the regulated range of voltage was measured to be 0.56-1.16 V while the frequency being scaled from 0.411 to 2.35 GHz. With the proposed FFA technique, the load transient response and voltage droop were reduced by 61.5 and 35%, respectively, compared to the values during normal loop operation. In addition, the measured phase noise at 0.411 and 2.35 GHz was less than -116 and -104 dBc/Hz, respectively, both at 1 MHz offset.

참고문헌 (14)

IEEE Journal of Solid-State Circuits Y-C Lai 44 10 2817 2009 10.1109/JSSC.2009.2027543 Lai, Y.-C., Huang, S.-Y., & Hsu, H.-J. (2009). Resilient self-VDD-tuning scheme with speed-margining for low-power SRAM. IEEE Journal of Solid-State Circuits, 44(10), 2817-2823.

상세보기
IEEE Journal of Solid-State Circuits Y Chen 43 5 1260 2008 10.1109/JSSC.2008.920320 Chen, Y., Lin, Y.-W., Tsao, Y.-C., & Lee, C.-Y. (2008). A 2.4-G samples/s DVFS FFT processor for MIMO OFDM communication systems. IEEE Journal of Solid-State Circuits, 43(5), 1260-1273.

상세보기
IEEE Journal of Solid-State Circuits Y-H Lee 47 11 2563 2012 10.1109/JSSC.2012.2211671 Lee, Y.-H., Chiu, C.-C., Peng, S.-Y., Chen, K.-H., Lin, Y.-H., Lee, C.-C., et al. (2012). A near-optimum dynamic voltage scaling (DVS) in 65-nm energy-efficient power management with frequency-based control (FBC) for SoC system. IEEE Journal of Solid-State Circuits, 47(11), 2563-2575.

상세보기
IEEE Journal Solid-State Circuits Y-H Lee 48 4 1018 2013 10.1109/JSSC.2013.2237991 Lee, Y.-H., Peng, S.-Y., Chiu, C.-C., Wu, A.-C.-H., Chen, K.-H., Lin, Y.-H., et al. (2013). A low quiescent current asynchronous digital-LDO with PLL-modulated fast-DVFS power management in 40 nm SoC for MIPS performance improvement. IEEE Journal Solid-State Circuits, 48(4), 1018-1030.

상세보기
10.1109/ISCAS.2015.7168897 Wu, C.-S., Lin, K.-C., Kuo, Y.-P., Chen, P.-H., Chu, Y.-H., & Hwang, W. (2015). An all-digital power management unit with 90% power efficiency and ns-order voltage transition time for DVS operation in low power sensing SoC applications. In Proceedings of IEEE international symposium on circuits and systems (ISCAS) (pp. 1370-1373).
10.1109/ISCAS.2007.378516 Lee, J., Nam, B.-G, Song, S.-J, Cho, N., & Yoo, H.-J. (2007). A power management unit with continuous co-locking of clock frequency and supply voltage for dynamic voltage and frequency scaling. In Proceedings of IEEE international symposium on circuits and systems (ISCAS) (pp. 2112-2115).
IEEE Journal of Solid-State Circuits T-D Burd 35 11 1571 2010 10.1109/4.881202 Burd, T.-D., Pering, T.-A., Stratakos, A.-J., & Brodersen, R.-W. (2010). A dynamic voltage-scaled microprocessor system. IEEE Journal of Solid-State Circuits, 35(11), 1571-1580.

상세보기
IEEE Transactions on Very Large Scale Integrated (VLSI) System Y-J An 24 11 3232 2016 An, Y.-J., Jung, D.-H., Ryu, K., Yim, H.-S., & Jung, S.-O. (2016). All-digital on-chip process sensor using ratioed inverter-based ring oscillator. IEEE Transactions on Very Large Scale Integrated (VLSI) System, 24(11), 3232-3242.
Oh, R., Jang, J. W., & Sung, M. Y. (2013). Design and verification of an all-digital on-chip process variation sensor. In Proceedings of IEEE international symposium on circuits and systems (ISCAS) (pp. 1684-1687).
IEEE Design and Test of Computers M Nourani 23 6 438 2006 10.1109/MDT.2006.157 Nourani, M., & Radhakrishnan, A. (2006). Testing on-die process variation in nanometer VLSI. IEEE Design and Test of Computers, 23(6), 438-451.

상세보기
Gangopadhyay, S., Nasir, S.-B., Subramanian, A., Sathe, V., & Raychowdhury, A. (2016). UVFR: A unified voltage and frequency regulator with 500 MHz/0.84 V to 100 KHz/0.27 V operating range, 99.4% current efficiency and 27% supply guard-band rejection. In Proceedings of IEEE European solid-state circuits conference (ESSCIRC) (pp. 321-324).
IET Circuits, Devices and Systems Y Kim 7 1 31 2013 10.1049/iet-cds.2012.0114 Kim, Y., & Li, P. (2013). A 0.38 V near/sub-VT digitally controlled low-dropout regulator with enhanced power supply noise rejection in 90 nm CMOS process. IET Circuits, Devices and Systems, 7(1), 31-41.

상세보기
10.1109/SOCC.2014.6948914 Wu, P.-C., Kuo, Y.-P., Wu, C.-S., Chuang, C.-T., Chu, Y.-H., & Hwang, W. (2014). PVT-aware digital controlled voltage regulator design for ultra-low-power (ULP) DVFS systems. In IEEE international SOC conference (SOCC) (pp. 136-139).
IEEE Journal of Solid-State Circuits A Elshazly 48 6 1416 2013 10.1109/JSSC.2013.2254552 Elshazly, A., Inti, R., Young, B., & Hanumolu, P.-K. (2013). Clock multiplication techniques using digital multiplying delay locked-loops. IEEE Journal of Solid-State Circuits, 48(6), 1416-1428.

상세보기

LOADING...

원문 URL 링크

DOI : 10.1007/s10470-017-1028-x
Springer : 저널> 권호 > 논문
EBSCO Industries, Inc. : 저널

*원문 PDF 파일 및 링크정보가 존재하지 않을 경우 KISTI DDS 시스템에서 제공하는 원문복사서비스를 사용할 수 있습니다.

이 논문과 함께 이용한 콘텐츠

[논문] 고해상도 시그마-델타 ADC 기술동향

저작권 관리 안내

내보내기 메뉴

내보내기 구분

파일저장
인쇄
메일전송

구성항목

기본정보
상세정보

관리번호, 논문명, 저널/프로시딩명, 저자 , 발행년, 권, 호, 시작페이지, 끝페이지, 발행기관

저장형식

Text(ASCII format)
Excel format
RefWorks Direct Export
RIS format (for Reference Manager, ProCite, EndNote), Scholar's Aids, Mendeley

메일정보

받는사람 (필수): @
보내는사람 (선택): @
제목
내용: KISTI 검색결과 이메일 서비스

안내

총 건의 자료가 검색되었습니다.

다운받으실 자료의 인덱스를 입력하세요. (1-10,000)

검색결과의 순서대로 최대 10,000건 까지 다운로드가 가능합니다.

데이타가 많을 경우 속도가 느려질 수 있습니다.(최대 2~3분 소요)

다운로드 파일은 UTF-8 형태로 저장됩니다.
파일의 내용이 제대로 보이지 않을실 때는 웹브라우저 상단의 보기 -> 인코딩 -> 자동선택 여부를 확인하십시오.

Text(ASCII format)
Excel format

표제어: PCR

동의어: Packet Collision Rate

용어 설명 출처 목록 (6)

용어 설명: PCR은 세균 특이성이 있는 primer를 이용하여 적은 수의 세균이 있을지라도 쉽게 검출할 수 있는 유용한 방법이며, 이를 이용하여 구강 내 치면세균막이나 타액에서 직접 세균을 검출할 수 있게 되었다[8].

AI-Helper ※ AI-Helper는 을 사용합니다.

AI-Helper

안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

연합인증