최소 단어 이상 선택하여야 합니다.
최대 10 단어까지만 선택 가능합니다.
다음과 같은 기능을 한번의 로그인으로 사용 할 수 있습니다.
NTIS 바로가기Analog integrated circuits and signal processing, v.93 no.1, 2017년, pp.123 - 136
Akram, Muhammad Abrar , Hwang, In-Chul
This paper presents a multiplying delay-locked loop (MDLL) embedded with a frequency-only reference (F-REF) based fully digital low-dropout regulator (DLDO) that outperforms conventional dynamic voltage and frequency scaling circuits when driving digital-load circuits that operate down to the near-t...
IEEE Journal of Solid-State Circuits Y-C Lai 44 10 2817 2009 10.1109/JSSC.2009.2027543 Lai, Y.-C., Huang, S.-Y., & Hsu, H.-J. (2009). Resilient self-VDD-tuning scheme with speed-margining for low-power SRAM. IEEE Journal of Solid-State Circuits, 44(10), 2817-2823.
IEEE Journal of Solid-State Circuits Y Chen 43 5 1260 2008 10.1109/JSSC.2008.920320 Chen, Y., Lin, Y.-W., Tsao, Y.-C., & Lee, C.-Y. (2008). A 2.4-G samples/s DVFS FFT processor for MIMO OFDM communication systems. IEEE Journal of Solid-State Circuits, 43(5), 1260-1273.
IEEE Journal of Solid-State Circuits Y-H Lee 47 11 2563 2012 10.1109/JSSC.2012.2211671 Lee, Y.-H., Chiu, C.-C., Peng, S.-Y., Chen, K.-H., Lin, Y.-H., Lee, C.-C., et al. (2012). A near-optimum dynamic voltage scaling (DVS) in 65-nm energy-efficient power management with frequency-based control (FBC) for SoC system. IEEE Journal of Solid-State Circuits, 47(11), 2563-2575.
IEEE Journal Solid-State Circuits Y-H Lee 48 4 1018 2013 10.1109/JSSC.2013.2237991 Lee, Y.-H., Peng, S.-Y., Chiu, C.-C., Wu, A.-C.-H., Chen, K.-H., Lin, Y.-H., et al. (2013). A low quiescent current asynchronous digital-LDO with PLL-modulated fast-DVFS power management in 40 nm SoC for MIPS performance improvement. IEEE Journal Solid-State Circuits, 48(4), 1018-1030.
10.1109/ISCAS.2015.7168897 Wu, C.-S., Lin, K.-C., Kuo, Y.-P., Chen, P.-H., Chu, Y.-H., & Hwang, W. (2015). An all-digital power management unit with 90% power efficiency and ns-order voltage transition time for DVS operation in low power sensing SoC applications. In Proceedings of IEEE international symposium on circuits and systems (ISCAS) (pp. 1370-1373).
10.1109/ISCAS.2007.378516 Lee, J., Nam, B.-G, Song, S.-J, Cho, N., & Yoo, H.-J. (2007). A power management unit with continuous co-locking of clock frequency and supply voltage for dynamic voltage and frequency scaling. In Proceedings of IEEE international symposium on circuits and systems (ISCAS) (pp. 2112-2115).
IEEE Journal of Solid-State Circuits T-D Burd 35 11 1571 2010 10.1109/4.881202 Burd, T.-D., Pering, T.-A., Stratakos, A.-J., & Brodersen, R.-W. (2010). A dynamic voltage-scaled microprocessor system. IEEE Journal of Solid-State Circuits, 35(11), 1571-1580.
IEEE Transactions on Very Large Scale Integrated (VLSI) System Y-J An 24 11 3232 2016 An, Y.-J., Jung, D.-H., Ryu, K., Yim, H.-S., & Jung, S.-O. (2016). All-digital on-chip process sensor using ratioed inverter-based ring oscillator. IEEE Transactions on Very Large Scale Integrated (VLSI) System, 24(11), 3232-3242.
Oh, R., Jang, J. W., & Sung, M. Y. (2013). Design and verification of an all-digital on-chip process variation sensor. In Proceedings of IEEE international symposium on circuits and systems (ISCAS) (pp. 1684-1687).
IEEE Design and Test of Computers M Nourani 23 6 438 2006 10.1109/MDT.2006.157 Nourani, M., & Radhakrishnan, A. (2006). Testing on-die process variation in nanometer VLSI. IEEE Design and Test of Computers, 23(6), 438-451.
Gangopadhyay, S., Nasir, S.-B., Subramanian, A., Sathe, V., & Raychowdhury, A. (2016). UVFR: A unified voltage and frequency regulator with 500 MHz/0.84 V to 100 KHz/0.27 V operating range, 99.4% current efficiency and 27% supply guard-band rejection. In Proceedings of IEEE European solid-state circuits conference (ESSCIRC) (pp. 321-324).
IET Circuits, Devices and Systems Y Kim 7 1 31 2013 10.1049/iet-cds.2012.0114 Kim, Y., & Li, P. (2013). A 0.38 V near/sub-VT digitally controlled low-dropout regulator with enhanced power supply noise rejection in 90 nm CMOS process. IET Circuits, Devices and Systems, 7(1), 31-41.
IEEE Journal of Solid-State Circuits A Elshazly 48 6 1416 2013 10.1109/JSSC.2013.2254552 Elshazly, A., Inti, R., Young, B., & Hanumolu, P.-K. (2013). Clock multiplication techniques using digital multiplying delay locked-loops. IEEE Journal of Solid-State Circuits, 48(6), 1416-1428.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.