다음과 같은 기능을 한번의 로그인으로 사용 할 수 있습니다.
NTIS 바로가기
IEEE transactions on electromagnetic compatibility, v.60 no.1, 2018년, pp.107 - 114
Kuznetsov, Vadim
AI-Helper
The purpose of this paper is to investigate a method to derive component metal–metal electrostatic discharge (ESD) rating from its human body model (HBM) ESD rating. Symbolic computations and equivalent circuit simulations are used for this purpose. It can be seen from the components datashee...
Compliance Mag Decreased CDM ratings for ESD-sensitive devices in printed circuit boards colnar 2010 9 38
Compliance Mag Discontinuing use of the machine model for device ESD qualification duvvury 2012 56
10.1109/EOSESD.2016.7592537
Wunsch, D. C., Bell, R. R.. Determination of Threshold Failure Levels of Semiconductor Diodes and Transistors Due to Pulse Voltages. IEEE transactions on nuclear science, vol.15, no.6, 244-259.
Proc Elect Overstress/Electrostatic Discharge Symp Advanced –Bell based application for automotive pulse robustness sizing magrini 0 1
10.1109/ISEMC.2015.7256130
IEEE Trans Electromagn Compat Investigation on robustness of CMOS devices against cable discharge event (CDE) under different layout parameters in a deep-submicrometer CMOS technology ker 2008 10.1109/TEMC.2008.2004582 50 810
Dwyer, V.M., Franklin, A.J., Campbell, D.S.. Electrostatic discharge thermal failure in semiconductor devices. IEEE transactions on electron devices, vol.37, no.11, 2381-2387.
Proc Elect Overstress/Electrostatic Discharge Symp ESD simulation with –Bell based behavior modeling methodology cao 0 1
Tianqi Li, Pilla, Viswa, Zhen Li, Maeshima, Junji, Shumiya, Hideki, Araki, Kenji, Pommerenke, David J.. System-Level Modeling for Transient Electrostatic Discharge Simulation. IEEE transactions on electromagnetic compatibility, vol.57, no.6, 1298-1308.
ESD testing of MOS gated power transistors 2010
Scheier, Stanislav, zur Nieden, Friedrich, Arndt, Bastian, Frei, Stephan. Simulation of ESD Thermal Failures and Protection Strategies on System Level. IEEE transactions on electromagnetic compatibility, vol.57, no.6, 1309-1319.
Jin, D.L.. FCBM-a field-induced charged-board model for electrostatic discharges. IEEE transactions on industry applications, vol.29, no.6, 1047-1052.
Ramanujan, A., Kadi, M., Tremenbert, J., Lafon, F., Mazari, B.. Modeling IC Snapback Characteristics Under Electrostatic Discharge Stress. IEEE transactions on electromagnetic compatibility, vol.51, no.4, 901-908.
10.1109/EDSSC.2014.7061083
10.1109/EMCCompo.2015.7358357
Yuanzhong Zhou, Meng Miao, Salcedo, Javier A., Hajjar, Jean-Jacques, Liou, Juin J.. Compact Thermal Failure Model for Devices Subject to Electrostatic Discharge Stresses. IEEE transactions on electron devices, vol.62, no.12, 4128-4134.
10.1109/EOSESD.2007.4401769
Kuznetsov, Vadim, Kechiev, Leonid. Charged Board Model ESD Simulation for PCB Mounted MOS Transistors. IEEE transactions on electromagnetic compatibility, vol.57, no.5, 947-954.
Verhaege, Koen, Roussel, Philippe J., Groeseneken, Guido, Maes, Herman E., Gieser, Horst, Russ, Christian, Egger, Peter, Guggenmos, Xaver, Kuper, Fred G.. Analysis of HBM ESD testers and specifications using a fourth‐order lumped element model. Quality and reliability engineering international, vol.10, no.4, 325-334.
10.1109/EOSESD.1995.478282
Tamminen, P., Ukkonen, L., Sydanheimo, L.. Correlation of component human body model and charged device model qualification levels with electrical failures in electronics assembly. Journal of electrostatics, vol.79, 38-44.
ESD Failure Mechanisms and Models voldman 2009 10.1002/9780470747254
Proc Elect Overstress/Electrostatic Discharge Symp An experimental investigation of ESD-induced damage to integrated circuits on printed circuit boards shaw 0 132
White paper 2: A Case for lowering component level CDM ESD specifications and requirements 2010
Can charged board cause IC failure? pierce 1988 7
10.1109/SIBCON.2016.7491696
Proc Elect Overstress/Electrostatic Discharge Symp Real-world charged board model (CBM) failures olney 0 1
Lou, Lifang, Liou, Juin J.. An Improved Compact Model of Silicon-Controlled Rectifier (SCR) for Electrostatic Discharge (ESD) Applications. IEEE transactions on electron devices, vol.55, no.12, 3517-3524.
HCMOS design considerations 0
*원문 PDF 파일 및 링크정보가 존재하지 않을 경우 KISTI DDS 시스템에서 제공하는 원문복사서비스를 사용할 수 있습니다.
Copyright KISTI. All Rights Reserved.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.