$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Process for producing a semiconductor device 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-021/22
출원번호 US-0070610 (1979-08-29)
우선권정보 JP-0106761 (1978-08-31)
발명자 / 주소
  • Shirai Kazunari (Yokohama JPX) Tanaka Izumi (Yokohama JPX) Tanaka Shinpei (Yokohama JPX) Nishimoto Keiji (Yokohama JPX)
출원인 / 주소
  • Fujitsu Limited (Kanagawa JPX 03)
인용정보 피인용 횟수 : 31  인용 특허 : 7

초록

In a method of smoothing the edges of a window through a PSG film of a semiconductor device, a masking film is provided under the PSG film, so as to prevent impurities of the PSG film from penetrating into semiconductor substrate during the heating of the PSG film for the smoothing of the edges. A m

대표청구항

A process for producing a semiconductor device comprising, a semiconductor substrate, on which a source region and a drain region are formed with a gate region positioned between said source and drain regions, a gate insulating film formed on said gate region, and a gate electrode formed on said gat

이 특허에 인용된 특허 (7)

  1. Levinstein Hyman J. (Berkeley Heights NJ) Sinha Ashok K. (Murray Hill NJ), Hydrogen annealing process for stabilizing metal-oxide-semiconductor structures.
  2. Watrous ; Jr. Willis G. (Mountain View CA), MOSFET transistor and method of fabrication.
  3. Kosa ; Yasunobu, Method for fabrication of n-channel MIS device.
  4. Collins Robert Henry (Wappingers Falls NY) Levine Richard F. (Poughkeepsie NY) North William D. (Poughkeepsie NY) O\Rourke Gerald D. (Poughkeepsie NY) Parker Gerald R. (Wappingers Falls NY), Method for making reliable MOSFET device.
  5. Mills Mark Philip (Carleton Place CA), Method of fabricating large area, high voltage PIN photodiode devices.
  6. Nagase Akira (Kodaira JA) Tsunematsu Masayasu (Kodaira JA) Anzai Norio (Tokorozawa JA) Tomozawa Akihiro (Kodaira JA), Method of producing MIS structure.
  7. Nishimoto Keiji (Yokohama JPX) Tanaka Shinpei (Yokohama JPX), Process for producing a semiconductor device.

이 특허를 인용한 특허 (31)

  1. Forouhi Abdul R. ; Hawley Frank W. ; McCollum John L. ; Yen Yeouchung, Above via metal-to-metal antifuses incorporating a tungsten via plug.
  2. Nishida Masanori (Gunma JPX) Ootani Shigeo (Oota JPX), Corrosion resistant structure for conductor and PSG layered semiconductor device.
  3. Mort, Joseph; Jansen, Frank; Grammatica, Steven J.; Morgan, Michael A., Electrophotographic devices containing overcoated amorphous silicon compositions.
  4. Forouhi Abdul R. ; Hawley Frank W. ; McCollum John L. ; Yen Yeouchung, Fabrication method for metal-to-metal antifuses incorporating a tungsten via plug.
  5. Mort Joseph (Webster NY) Jansen Frank (Walworth NY) Okumura Koji (Rochester NY) Grammatica Steven J. (East Rochester NY) Morgan Michael A. (Penfield NY), Heterogeneous electrophotographic imaging members of amorphous silicon and silicon oxide.
  6. Basim, Gul B.; Summerfelt, Scott R.; Moise, Ted S., Hydrogen passivation of integrated circuits.
  7. Leung Chung W. (Belle Mead NJ) Dawson Robert H. (Princeton NJ) Blumenfeld Martin A. (Tequesta FL) Biondi Dennis P. (Santa Ana CA), Low temperature elevated pressure glass flow/re-flow process.
  8. Forouhi Abdul R. (San Jose CA) Hawley Frank W. (Campbell CA) McCollum John L. (Saratoga CA) Yen Yeouchung (San Jose CA), Metal-to-metal antifuse with conductive.
  9. Pike ; Jr. Douglas A. (Cupertino CA), Method and apparatus for insulating high voltage semiconductor structures.
  10. Pliskin William A. (Poughkeepsie NY) Riseman Jacob (Poughkeepsie NY), Method for forming a planarized integrated circuit.
  11. Mori Seiichi (Tokyo JPX) Sato Masaki (Kawasaki JPX) Yoshikawa Kuniyoshi (Tokyo JPX), Method for manufacturing contact hole for a nonvolatile semiconductor device.
  12. Brownell David J. (Maple Grove MN) Roberts Jon A. (Minnetonka MN), Method of forming a dielectric layer comprising a gettering material.
  13. Hsu Sheng T. (Lawrenceville NJ) Schnable George L. (Lansdale PA), Method of forming tapered contact holes for integrated circuit devices.
  14. Razouk Reda (Sunnyvale CA), Method of inducing flow or densification of phosphosilicate glass for integrated circuits.
  15. Erb Darrell M. (Los Altos CA), Method of manufacturing a buried contact in semiconductor device.
  16. Sasaki Nobuo (Kawasaki JPX), Method of producing semiconductor devices.
  17. Ikubo Hiroyuki (Yokohama JPX) Wada Kunihiko (Yokohama JPX), Method of providing gettering sites through electrode windows.
  18. Kraus Karl H. (Missouri City TX), Multilevel oxide as diffusion source.
  19. Bopp Kenneth C. (Scottsdale AZ) Gooden Judith L. (Phoenix AZ) Kulkarni Narayan M. (Mesa AZ), Process for making transistors with doped oxide densification.
  20. Donley William B. (Kokomo IN), Programming an IGFET read-only-memory.
  21. Mehta Sunil D. ; En William G., Protection of hydrogen sensitive regions in semiconductor devices from the positive charge associated with plasma deposited barriers or layers.
  22. Hara Yuji (Koganei JPX) Ito Satoru (Tokyo JPX) Toya Tatsuro (Tokyo JPX), Resin molded type semiconductor device having a conductor film.
  23. Heath Barbara A. (615 Hempstead Pl. Colorado Springs CO 80906), Self-aligned contact process.
  24. Hidaka, Osamu; Ootsuki, Sumito; Mochizuki, Hiroshi; Kanaya, Hiroyuki; Okuwada, Kumi; Katata, Tomio; Arai, Norihisa; Takenaka, Hiroyuki, Semiconductor device and method for the manufacture thereof.
  25. Hidaka, Osamu; Ootsuki, Sumito; Mochizuki, Hiroshi; Kanaya, Hiroyuki; Okuwada, Kumi; Katata, Tomio; Arai, Norihisa; Takenaka, Hiroyuki, Semiconductor device and method for the manufacture thereof.
  26. Okuyama Yasushi (Tokyo JPX) Saitoh Manzoh (Tokyo JPX), Semiconductor device having improved multi-layer structure of insulating film and conductive film.
  27. Dawson Robert H. (Princeton NJ) Schnable George L. (Lansdale PA), Semiconductor device passivated with phosphosilicate glass over silicon nitride.
  28. Nicholls Howard Charles,GBX ; Norrington Michael John,GBX ; Thompson Michael Kevin,GBX, Semiconductor device with a tungsten contact.
  29. Shinagawa Takeshi (Yokohama JPX) Mori Seiichi (Ootaku JPX), Semiconductor device with an insulating film separating conductive layers and method of maufacturing semiconductor devic.
  30. Nicholls, Howard Charles; Norrington, Michael John; Thompson, Michael Kevin, Semiconductor devices and fabrication thereof.
  31. Pierce John M. (Palo Alto CA) Lehrer William I. (Los Altos CA), Smooth glass insulating film over interconnects on an integrated circuit.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로