$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Fault-tolerant multi-computer system 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-011/18
  • G06F-015/16
출원번호 US-0118692 (1980-02-05)
발명자 / 주소
  • Whiteside Arliss E. (Royal Oak MI) Freedman Morris D. (Southfield MI) Rothschild Alexander M. (Ann Arbor MI) Tasar mr (Harvard MA)
출원인 / 주소
  • The Bendix Corporation (Southfield MI 02)
인용정보 피인용 횟수 : 77  인용 특허 : 1

초록

A Fault-Tolerant Multi-Computer System for control applications is disclosed. The system has a plurality of Computers (10a-10n), each having an assigned set of tasks which it is capable of executing. No one Computer in the system acts as a master and no one Computer executes all of the tasks. Commun

대표청구항

A fault-tolerant multi-computer system architecture, responsive to intercomputer messages and to inputs from external sources for executing a predetermined set of tasks to produce an output to at least one external device, comprising: a plurality of computers for collectively executing the predeterm

이 특허에 인용된 특허 (1)

  1. Hopkins ; Jr. Albert L. (Cambridge MA) Smith ; III Thomas Basil (Sudbury MA), Synchronous fault tolerant multi-processor system.

이 특허를 인용한 특허 (77)

  1. Uebel Helmut (Leonberg DEX), 2-out-of-3 Selecting facility in a 3-computer system.
  2. Glazer Sam D. (New York NY) Baumbach James (Brooklyn NY) Borg Anita (New York NY) Wittels Emanuel (Englewood Cliffs NJ), Backup fault tolerant computer system.
  3. Suzuki Tadashi (Yokosuka JPX) Takeda Hitoshi (Yokosuka JPX) Kishi Norimasa (Yokosuka JPX), CPU self-test system including the capability of disconnecting a faulty CPU from the common bus of a plural CPU system.
  4. Fuller Herbert I. ; Black Floyd ; Obudzinski Daniel J., Call center with fault resilient server-switch link.
  5. Hosokawa Takehiko,JPX ; Tsuru Kaoru,JPX, Cluster controlling system operating on a plurality of computers in a cluster system.
  6. Page Steven J. (Brough GB2) Wills Derek P. M. (Brough GB2) Lowe Barry M. (Brough GB2) Brown John G. (Brough GB2) Curtis Neil J. (Brough GB2) Hall Adrian J. (Brough GB2) Holmes Kim P. (Brough GB2), Computer control system.
  7. Wolff Kenneth T. (Medway MA) Samson Joseph E. (Dover MA) Baty Kurt F. (Medway MA), Computer peripheral control apparatus.
  8. Garay Juan A. (Yonkers NY) Perry Kenneth J. (Riverdale NY), Computer system resilient to a wide class of failures.
  9. Zave Derek A. (Sea Bright NJ), Computer system with tasking.
  10. Robertson, Don; Tsai, Kenwood; Pang, Gladys, Configurable prioritization and aging of queued tasks.
  11. Payne John M. ; Von Kaenel Tim, Contact alerts for unconnected users.
  12. Payne, John M.; von Kaenel, Timothy A., Contact alerts for unconnected users.
  13. Lecomte Pierre (Aureville FRX) Coquin Laurent (Toulouse FRX), Device for supervising the propulsion system of an aircraft.
  14. Larson Brian R. (Inver Grove Heights MN) Bennett Donald B. (Burnsville MN) Wolff Thomas O. (Fridley MN), Digital adaptive voting.
  15. Davidson Dale D. (Glendale AZ) Endrud Douglas G. (Glendale AZ), Digital automatic flight control system with disparate function monitoring.
  16. Reid Robert (Dunstable MA), Digital data processing apparatus with pipelined memory cycles.
  17. Samson Joseph E. (Dover MA) Wolff Kenneth T. (Medway MA) Reid Robert (Dunstable MA) Hendrie Gardner C. (Marlboro MA) Falkoff Daniel M. (Natick MA) Dynneson Ronald E. (Brighton MA) Clemson Daniel M. (, Digital data processor with high reliability.
  18. Maher John W. (Woodstock IL), Distributed fault isolation and recovery system and method.
  19. Keren-Zvi Joseph (Sharon MA) King Wayne M. (Canton MA), Distributed switching architecture for communication module redundancy.
  20. Bruckert William F. (Northboro MA) Bissett Thomas D. (Derry NH) Riegelhaupt Norbert H. (Framingham MA), Dual-rail processor with error checking at single rail interfaces.
  21. Chambers, Scott L.; Chen, An Ding; McCoy, Doyle J., Error detection and isolation.
  22. Bissett Thomas D. (Northborough MA) Fiorentino Richard D. (Carlisle MA) Glorioso Robert M. (Stow MA) McCauley Diane T. (Hopkinton MA) McCollum James D. (Whitinsville MA) Tremblay Glenn A. (Upton MA), Fault resilient/fault tolerant computing.
  23. Bissett Thomas D. ; Fitzgerald ; V Martin J. ; Leveille Paul A. ; McCollum James D. ; Muench Erik ; Tremblay Glenn A., Fault resilient/fault tolerant computing.
  24. Bissett Thomas D. ; Fitzgerald ; V Martin J. ; Leveille Paul A. ; McCollum James D. ; Muench Erik ; Tremblay Glenn A., Fault resilient/fault tolerant computing.
  25. Bissett Thomas Dale ; Fiorentino Richard D. ; Glorioso Robert M. ; McCauley Diane T. ; McCollum James D. ; Tremblay Glenn A. ; Troiani Mario, Fault resilient/fault tolerant computing.
  26. Bissett Thomas Dale ; Fiorentino Richard D. ; Glorioso Robert M. ; McCauley Diane T. ; McCollum James D. ; Tremblay Glenn A. ; Troiani Mario, Fault resilient/fault tolerant computing.
  27. Dwork Cynthia ; Halpern Joseph Y. ; Strong ; Jr. Hovey R., Fault tolerant load management system and method.
  28. Cooper Barnes, Fault tolerant task dispatching.
  29. Loise Dominique (Velizy-Villacoublay FRX), Fault-tolerant computer architecture.
  30. Harper Richard E. (Needham MA) Lala Jaynarayan H. (Wellesley MA), Fault-tolerant parallel processing system.
  31. Wyld Brian Christopher,FRX ; Rosset Jean-Michel,FRX ; Sauvage Pierre,FRX ; Pierrot Denis,FRX ; Rondel Pierre D. M.,FRX, Generic fault tolerant platform.
  32. Hebbagodi, Praveen; Arvindam, Sunil; Pokarna, Sameer Shantilal, High performance computing system for distributed applications over a computer.
  33. Saito Masahiko,JPX ; Yokoyama Takanori,JPX ; Shimada Masaru,JPX, Highly reliable distributed computing system.
  34. Bruckert William F. (Northboro MA) Bissett Thomas D. (Derry NH) Norcross Mitchell O. (Framingham MA) Ward Kenneth A. (Marlboro MA), Interface of non-fault tolerant components to fault tolerant system.
  35. Kanekawa, Nobuyasu; Suzuki, Shoji; Sato, Yoshimichi; Tashiro, Korefumi; Bekki, Keisuke; Sato, Hiroshi; Nohmi, Makoto; Ohtsuji, Shinya, Logic circuit having error detection function, redundant resource management method, and fault tolerant system using it.
  36. Bissett Thomas D. ; Leveille Paul A. ; Muench Erik ; Tremblay Glenn A., Loosely-coupled, synchronized execution.
  37. Tice Lee D. ; Howard Jerry L. ; Clow Robert J. ; Keeler Manley S., Message repeating apparatus and method.
  38. Vahidsafa Ali (Tokyo JPX), Method and apparatus for arbitration and serialization in a multiprocessor system.
  39. Mori Kinji (Kawasaki JPX) Ihara Hirokazu (Machida JPX), Method and apparatus for detecting a faulty computer in a multicomputer system.
  40. Jardine Robert L. ; Basavaiah Murali ; Krishnakumar Karoor S. ; Murthy Srinivasa D., Method and apparatus for distributed agreement on processor membership in a multi-processor system.
  41. Williams Jeffrey L. (Hopkinton MA), Method and apparatus for fault-tolerant computer system having expandable processor section.
  42. Jardine Robert L ; Collins Richard M. ; Reeves Larry D., Method and apparatus for fault-tolerant multiprocessing system recovery from power failure or drop-outs.
  43. Hill, Dwight D., Method and apparatus for performing range checks.
  44. George Nemitz, Method and apparatus for providing an error messaging system.
  45. Kawakami Setsuo,JPX ; Koizumi Minoru,JPX ; Mori Kinji,JPX ; Nakai Kozo,JPX ; Kasashima Hirokazu,JPX ; Suzuki Yasuo,JPX ; Kawano Katsumi,JPX ; Orimo Masayuki,JPX, Method and apparatus for recovering data for a file in a plurality of equipments.
  46. Suarez Larry, Method and architecture for the creation, control and deployment of services within a distributed computer environment.
  47. Noll, Stefan; Wassew, Alexander, Method for supervising task-based data processing.
  48. Tobe Akihiko,JPX ; Nosaki Hiroshi,JPX ; Shinomoto Manabu,JPX ; Miwa Naoki,JPX, Method of executing a plurality of transactions and a distributed processing system for performing such a method.
  49. Bose,Pradip; Hu,Zhigang; Rivers,Jude A.; Shin,Jeonghee; Zyuban,Victor, Method of predicting microprocessor lifetime reliability using architecture-level structure-aware techniques.
  50. Dahbura Anton T. (Bedminster NJ) Hery William J. (Mendham NJ) Sabnani Krishan K. (Berkeley Heights NJ), Method of spare capacity use for fault detection in a multiprocessor system.
  51. Jardine Robert L. (Cupertino CA) Collins Richard M. (Campbell CA) Zacher A. Richard (Los Gatos CA), Method to improve tolerance of non-homogeneous power outages.
  52. Johansson, Rikard, Method, an electrical system, a digital control module, and an actuator control module in a vehicle.
  53. Agnew Palmer W. (Owego NY) Buonomo Joseph P. (Endicott NY) Houghtalen Steven R. (Endicott NY) Kellerman Anne S. (Endicott NY) Losinger Raymond E. (Endicott NY) Valashinas James W. (Endicott NY), Methods for partitioning mainframe instruction sets to implement microprocessor based emulation thereof.
  54. Sawai Yasunori,JPX, Microprogram controlled data processing system having a runaway monitor function.
  55. Smith T. Basil (Sudbury MA), Multi-channel redundant processing systems.
  56. Judd Ian David,GBX ; Beer Reginald,GBX, Multiple node dual level error recovery system and method.
  57. Smith Steven E. (Manhattan Beach CA) Murphy Kenneth J. (Canoga Park CA), Multiple-redundant fault detection system and related method for its use.
  58. Takats Imre J. (Bellevue WA) Chenoweth Charles C. (Bellevue WA), Multiple-voting fault detection system for flight critical actuation control systems.
  59. Inoue, Takashi; Inoguchi, Takeshi, Multiprocessor system enabling controlling with specific processor under abnormal operation and control method thereof.
  60. Strom Robert E. (Ridgefield CT) Yemini Shaula (New York NY), Optimistic recovery in a distributed processing system.
  61. Glaser Robert S. ; Hoy Robert S. ; Fernandez G. Paul ; Grai Timothy J., Process control interface system having triply redundant remote field units.
  62. Anderson ; Jr. Robert L. (Salem OR), Process for a fault-tolerant data processing system with error detection and resistance to fault propagation.
  63. Robertson, Don; Tsai, Kenwood; Pang, Gladys, Processing raw information for performing real-time monitoring of task queues.
  64. Fredenburg, William; Key, Kenneth Michael; Wright, Michael L.; Marshall, John William, Processor isolation method for integrated multi-processor systems.
  65. Fredenburg,William; Key,Kenneth Michael; Wright,Michael L.; Marshall,John William, Processor isolation technique for integrated multi-processor systems.
  66. Robertson, Don; Tsai, Kenwood; Pang, Gladys, Profile-based assignment of queued tasks.
  67. James L. Petivan ; Jonathan K. Lundell ; Don C. Lundell, Redundant clock system and method for use in a computer.
  68. Elrod Steven E. (Auburn WA), Segmentable parallel bus for multiprocessor computer systems.
  69. Bonk, Ted; Smithgall, William Todd; Fletcher, Mitch; Carlucci, Greg, System and method for a cross channel data link.
  70. Radl, Brad, System and method for creating a graphical control programming environment.
  71. Whitner Richard B. ; Drees Douglas P. ; Golson William G., System and method for managing the execution of system management.
  72. Yamada, Kazumi, System and method for transferring tasks in a multi-core processor based on trial execution and core node.
  73. Payne John M. ; Von Kaenel Tim ; Wang Jeffrey ; Odell Jeffrey ; Starr David ; Katz Jason, System and method for transmission of data.
  74. Payne,John M.; Kaenel,Tim Von; Wang,Jeffrey; Odell,Jeffrey; Starr,David; Katz,Jason, System and method for transmission of data.
  75. Noll,Stefan; Wassew,Alexander, Task supervision.
  76. Petivan James L. ; Lundell Jonathan K. ; Lundell Don C., Triple modular redundant computer system.
  77. Petivan James L. ; Lundell Jonathan K. ; Lundell Don C., Triple modular redundant computer system and associated method.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로