Sandler, Ronald F.Manning, John R.Tresansky, John O.
인용정보
피인용 횟수 :
312인용 특허 :
6
초록▼
An apparatus for processing multidimensional data with strong spatial characteristics, such as raw image data, characterized by a large number of parallel data streams in an ordered array, comprises a large number (e.g. 16,384 in a 128×128 array) of parallel processing elements operating simultaneou
An apparatus for processing multidimensional data with strong spatial characteristics, such as raw image data, characterized by a large number of parallel data streams in an ordered array, comprises a large number (e.g. 16,384 in a 128×128 array) of parallel processing elements operating simultaneously and independently on single bit slices of a corresponding array of incoming data streams under control of a single set of instructions. Each of the processing elements comprises a bidirectional data bus in communication with a register for storing single bit slices together with a random access memory unit and associated circuitry, including a binary counter/shift register device, for performing logical and arithmetical computations on the bit slices, and an I/O unit for interfacing the bidirectional data bus with the data stream source. The massively parallel processor architecture enables very high speed processing of large amounts of ordered, parallel data, including spatial translation by shifting or "sliding" of bits vertically or horizontally to neighboring processing elements.
대표청구항▼
1. An apparatus for processing multidimensional, digital serial-by-bit data characterized by an ordered array of parallel data streams, comprising an ordered array of interconnected parallel processing elements corresponding to all or part of the data streams, and a control unit connected to said pr
1. An apparatus for processing multidimensional, digital serial-by-bit data characterized by an ordered array of parallel data streams, comprising an ordered array of interconnected parallel processing elements corresponding to all or part of the data streams, and a control unit connected to said processing elements for causing said processing elements to process the data streams in response to a single set of instructions, each of said processing elements comprising a subunit A including means for arithmetic, shifting and memory operations, a subunit B including means for storing data, performing logical operations and sliding the stored data to a similar subunit in a neighboring processing element, a subunit C including means for storing, inputting and outputting data, a subunit D including additional memory means, and a bidirectional bus, all of said subunits being connected to said bidirectional bus for providing communication between said subunits. 2. The apparatus of claim 1, wherein subunit A includes a counter/shift register. 3. The apparatus of claim 2, wherein said counter/shift register includes means for storing bits, means responsive to a first command signal from said control unit for shifting said stored bits, and means responsive to a second command signal from said control unit for digitally adding said stored bits to an incoming bit. 4. The apparatus of claim 2, wherein said counter/shift register comprises a plurality of registers arranged in a closed ring configuration, pointer means for supplying a pointer signal to said register ring for defining the lowest register in said ring, and counter means for successively indexing said pointer means, the lowest register, defined by said pointer means, outputting its content to said common bus. 5. The apparatus of claim 1, wherein subunit D includes a random access memory. 6. The apparatus of claim 1, wherein each of said processing elements further includes a subunit E including means for selectively inhibiting the operability of subunits A and B, said subunit E also being connected to said bus. 7. An apparatus for processing multidimensional, digital serial-by-bit data in the form of an N×M array of parallel data streams, comprising a first N×M array of subunits A each including means for arithmetic, shifting and memory operations, a corresponding, second N×M array of subunits B including means for storing data, performing logical operations and sliding stored data to similar subunits in said array, a corresponding, third N×M array of subunits C including means for storing, inputting and outputting data, and a corresponding, fourth N×M array of bidirectional buses, said arrays being interconnected in an ordered fashion, means for transferring data among said subunits and said arrays including said bidirectional buses, and a control unit connected to said arrays for controlling processing of all of said data streams in said first, second and third arrays in accordance with a single set of instructions. 8. An apparatus for processing multidimensional, digital serial-by-bit data in the form of an N×M array of parallel data streams, comprising an N×M array of interconnected parallel processing elements corresponding in position, respectively, to the parallel data streams, and a control unit connected to said processing elements responsive to a single set of instructions for causing said array of processing elements to perform identical and simultaneous operations on single bit slices of the parallel data streams, each of said processing elements comprising a subunit A including means for arithmetic, shifting and memory operations, a single bit subunit B for storing a bit and including means for performing logical and sliding operations, a subunit D having additional memory means, and a bidirectional bus, each of said subunits being connected to said bidirectional bus for providing communication between said subunits. 9. The apparatus of claim 8, wherein the memory of subunit D provides for random access. 10. The apparatus of claim 8, wherein said control unit provides means for sliding the data content of a subunit B to another subunit B of a neighboring processing element. 11. The apparatus of claim 8, wherein each processing element further includes a subunit E for inhibiting the operations of said subunits A and B in response to a mask mode command generated by said control unit. 12. The apparatus of claim 8, wherein said subunit A includes a counter/shift-register including means for storing bits, means responsive to a first command signal from a control unit for shifting said stored bits, and means responsive to a second command signal from said control unit for digitally adding said stored bits to an incoming bit. 13. The apparatus of claim 8, wherein said counter/shift-register comprises a plurality of registers arranged in a closed ring configuration, pointer means for supplying a pointer signal to said register ring for defining the lowest register in said ring, and counter means for successively indexing said pointer means, the lowest register, defined by said pointer means, outputting its content to said bidirectional bus. 14. An apparatus for processing multidimensional, digital serial-by-bit data characterized by an ordered array of parallel data streams, comprising an ordered array of interconnected parallel processing elements corresponding to all, or part, of the data streams and a control unit connected to said processing elements for causing said processing elements to process the data streams in response to a single set of instructions, each of said processing elements, in turn, comprising a subunit including a binary counter/shift register, a subunit including logic for sliding data to one of a plurality of adjacent processing elements, a masking subunit for optionally inhibiting a given processing element from responding to a signal from said control unit, a subunit including storage and means for inputting or outputting data from a given processing element, a subunit including additional memory over that provided by the subunit including the binary counter shift register, and a bidirectional bus, all of said subunits being directly connected to said directional bus, said interconnection allowing for communication between said subunits.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (6)
Miller ; Homer Warner, 5-Bit counter/shift register utilizing current mode logic.
Olander ; Jr. Emil E. (Fort Collins CO) James Rex L. (Loveland CO) Larson Ivar W. (Loveland CO) Covington Wayne F. (Loveland CO) Walden Jack M. (Loveland CO) Watson Robert E. (Loveland CO) Yockey Fra, Programmable calculator including data format display control means.
Collins Clive Allan ; Dapp Michael Charles ; Dieffenderfer James Warren ; Kuchinski David Christopher ; Knowles Billy Jack ; Nier Richard Edward ; Retter Eric Eugene ; Richardson Robert Reist ; Rolfe, APAP I/O programmable router.
Li Hungwen (Pleasantville NY) Wang Ching-Chy (Fishkill NY), Adaptive instruction processing by array processor having processor identification and data dependent status registers i.
Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J., Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J., Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive integrated circuitry with heterogenous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive processor for performing an operation with simple and complex units each comprising configurably interconnected heterogeneous elements.
Barker Thomas Norman ; Collins Clive Allan ; Dapp Michael Charles ; Dieffenderfer James Warren ; Grice Donald George ; Kogge Peter Michael ; Kuchinski David Christopher ; Knowles Billy Jack ; Lesmeis, Advanced parallel array processor (APAP).
Barker Thomas Norman ; Collins Clive Allan ; Dapp Michael Charles ; Dieffenderfer James Warren ; Grice Donald George ; Kogge Peter Michael ; Kuchinski David Christopher ; Knowles Billy Jack ; Lesmeis, Advanced parallel array processor (APAP).
Barker Thomas N. (Vestal NY) Collins Clive A. (Poughkeepsie NY) Dapp Michael C. (Endwell NY) Dieffenderfer James W. (Owego NY) Grice Donald G. (Kingston NY) Knowles Billy J. (Kingston NY) Lesmeister , Advanced parallel array processor I/O connection.
Dapp Michael C. (Endwell NY) Barker Thomas N. (Vestal NY) Dieffenderfer James W. (Owego NY) Knowles Billy J. (Kingston NY) Lesmeister Donald M. (Vestal NY) Nier Richard E. (Apalachin NY) Rolfe David , Advanced parallel processor including advanced support hardware.
Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, system and method for configuration of adaptive integrated circuitry having fixed, application specific computational elements.
Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, system and method for configuration of adaptive integrated circuitry having heterogeneous computational elements.
Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, system and method for configuration of adaptive integrated circuitry having heterogeneous computational elements.
Artz Ray E. (Apple Valley MN) Martin Richard J. (Eagan MN) Splett Vincent E. (Burnsville MN), Arithmetic computation modifier based upon data dependent operations for SIMD architectures.
Flanagan, John R.; Casper, Daniel F.; Huang, Catherine C.; Kalos, Matthew J.; Njoku, Ugochukwu C.; Riedy, Dale F.; Sittmann, Gustav E., Bi-directional data transfer within a single I/O operation.
Flanagan, John R.; Casper, Daniel F.; Huang, Catherine C.; Kalos, Matthew J.; Njoku, Ugochukwu C.; Riedy, Dale F.; Sittmann, III, Gustav E., Bi-directional data transfer within a single I/O operation.
Flanagan, John R.; Casper, Daniel F.; Huang, Catherine C.; Kalos, Matthew J.; Njoku, Ugochukwu C.; Riedy, Dale F.; Sittmann, III, Gustav E., Bi-directional data transfer within a single I/O operation.
Yudenfriend, Harry M.; Casper, Daniel F.; Flanagan, John R.; Kalos, Matthew J.; Riedy, Dale F.; Ricci, Louis W.; Hathorn, Roger G.; Sittmann, Gustav E.; Njoku, Ugochukwu C.; Huang, Catherine C.; Carlson, Scott M., Cancel instruction and command for determining the state of an I/O operation.
Heidari, Ghobad; Chang, Kuor Hsin; Master, Paul L.; Hogenauer, Eugene B.; Scheuermann, Walter James, Communications module, device, and method for implementing a system acquisition function.
Peterson John C. (Alta Loma CA) Tuazon Jesus O. (Anaheim CA) Lieberman Don (Cupertino CA) Pniel Moshe (West Covina CA), Concurrent hypercube system with improved message passing.
Wilkinson Paul Amba ; Barker Thomas Norman ; Dieffenderfer James Warren ; Kogge Peter Michael ; Lesmeister Donald Michael ; Richardson Robert Reist ; Smoral Vincent John, Controller for a SIMD/MIMD array having an instruction sequencer utilizing a canned routine library.
Shindo Tatsuya,JPX, Data updating method using overlap area and program converting device for converting update program in distributed-memory parallel processor.
Yudenfriend, Harry M.; Casper, Daniel F.; Flanagan, John R.; Kalos, Matthew J.; Riedy, Dale F.; Ricci, Louis W.; Hathorn, Roger G.; Sittmann, Gustav E.; Njoku, Ugochukwu C.; Huang, Catherine C.; Carlson, Scott M., Determining the state of an I/O operation.
Bendyk, Mark P.; Carlson, Scott M.; Casper, Daniel F.; Flanagan, John R.; Huang, Catherine C.; Kalos, Matthew J.; Njoku, Ughochukwu C.; Ricci, Louis W.; Yudenfriend, Harry M., Early termination of an I/O operation in an I/O processing system.
Carlson, Scott M.; Casper, Daniel F.; Flanagan, John R.; Gainey, Charles W.; Hathorn, Roger G.; Huang, Catherine C.; Kalos, Matthew J.; Njoku, Ugochukwu Charles; Ricci, Louis C.; Sittmann, Gustav E., Exception condition handling at a channel subsystem in an I/O processing system.
Carlson, Scott M.; Casper, Daniel F.; Flanagan, John R.; Hathorn, Roger G.; Kalos, Matthew J.; Ricci, Louis W.; Sittmann, III, Gustav E., Facilitating transport mode data transfer between a channel subsystem and input/output devices.
Candelaria, Susan K.; Carlson, Scott M.; Casper, Daniel F.; Flanagan, John R.; Hathorn, Roger G.; Kalos, Matthew J.; Ricci, Louis W.; Riedy, Dale F.; Sittmann, III, Gustav E., Facilitating transport mode input/output operations between a channel subsystem and input/output devices.
Candelaria, Susan K.; Carlson, Scott M.; Casper, Daniel F.; Flanagan, John R.; Hathorn, Roger G.; Kalos, Matthew J.; Ricci, Louis W.; Riedy, Dale F.; Yudenfriend, Harry M., Facilitating transport mode input/output operations between a channel subsystem and input/output devices.
Candelaria, Susan K.; Carlson, Scott M.; Casper, Daniel F.; Flanagan, John R.; Hathorn, Roger G.; Kalos, Matthew J.; Ricci, Louis W.; Riedy, Dale F.; Yudenfriend, Harry M., Facilitating transport mode input/output operations between a channel subsystem and input/output devices.
Candelaria, Susan K.; Carlson, Scott M.; Flanagan, John R.; Hathorn, Roger G.; Kalos, Matthew J.; Ricci, Louis W.; Riedy, Dale F., Facilitating transport mode input/output operations between a channel subsystem and input/output devices.
Carlson, Scott M.; Casper, Daniel F.; Flanagan, John R.; Hathorn, Roger G.; Kalos, Matthew J.; Ricci, Louis W.; Riedy, Dale F.; Yudenfriend, Harry M., Facilitating transport mode input/output operations between a channel subsystem and input/output devices.
Jewett Douglas E. ; Bereiter Tom ; Vetter Bryan ; Banton Randall G. ; Cutts ; Jr. Richard W. ; Westbrook ; deceased Donald C. ; Fey ; Jr. Krayn W. ; Posdro John ; DeBacker Kenneth C. ; Mehta Nikhil A, Fault-tolerant computer system with online recovery and reintegration of redundant components.
Bender, Carl A.; Bubb, Clinton E.; Casper, Daniel F.; Flanagan, John R., Fibre channel input/output data routing including discarding of data transfer requests in response to error detection.
Barker Thomas Norman ; Collins Clive Allan ; Dapp Michael Charles ; Dieffenderfer James Warren ; Knowles Billy Jack ; Lesmeister Donald Michael ; Miles Richard Ernest ; Nier Richard Edward ; Richards, Fully distributed processing memory element.
Barkans Anthony C. (Billerica MA) Schroeder Brian D. (Lowell MA) Durant Thomas L. (Billerica MA) Gordon Dorothy (Somerville MA) Lach Jorge (Burlington MA), Guardband clipping method and apparatus for 3-D graphics display system.
Yoshinobu Mita JP; Miyuki Enokida JP; Yoshihiro Ishida JP; Naoto Kawamura JP, Image processing system having multiple processors for performing parallel image data processing.
Cutts ; Jr. Richard W. ; Debacker Kenneth C. ; Horst Robert W. ; Mehta Nikhil A. ; Jewett Douglas E. ; Allison John David ; Southworth Richard A., Interrupts between asynchronously operating CPUs in fault tolerant computer system.
Brady James T. (San Jose CA) Finney Damon W. (San Jose CA) Lang Donald J. (Cupertino CA) Marenin George B. (San Jose CA) Nowlen David (Morgan Hill CA), Method and apparatus for assuring that multiple messages in a multi-node network are assured fair access to an outgoing.
Saito Masahiko,JPX ; Kurosawa Kenichi,JPX ; Kobayashi Yoshiki,JPX ; Bandoh Tadaaki,JPX ; Iwamura Masahiro,JPX ; Hotta Takashi,JPX ; Nakatsuka Yasuhiro,JPX ; Tanaka Shigeya,JPX ; Takemoto Takeshi,JPX, Method and apparatus for processing data in multiple modes in accordance with parallelism of program by using cache memo.
Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
Hillis W. Daniel (Cambridge MA) Lasser Clifford (Boston MA) Kahle Brewster (Somerville MA) Sims Karl (Somerville MA), Method of simulating additional processors in a SIMD parallel processor array.
Brady James Thomas (San Jose CA) Finney Damon W. (San Jose CA) Hartung Michael Howard (Tucson AZ) Hunter Paul Wayne (San Jose CA) Ko Michael Anthony (San Jose CA) Lang Donald J. (Cupertino CA) Mendel, Multi-node network with internode switching performed within processor nodes, each node separately processing data and c.
Barker Thomas Norman ; Collins Clive Allan ; Dapp Michael Charles ; Dieffenderfer James Warren ; Knowles Billy Jack ; Rolfe David Bruce, N-dimensional modified hypercube.
Knowles Billy J. (Kingston NY) Collins Clive A. (Poughkeepsie NY) Desnoyers Christine M. (Pine Bush NY) Grice Donald G. (Kingston NY) Rolfe David B. (West Hurley NY), Parallel computer system providing multi-ported intelligent memory.
Wilkinson Paul Amba ; Dieffenderfer James Warren ; Kogge Peter Michael ; Schoonover Nicholas Jerome, Parallel processing system having asynchronous SIMD processing and data parallel coding.
Hillis W. Daniel (111 Ivy St. Brookline MA 02146) Knight ; Jr. Thomas F. (58 Douglas Rd. Belmont MA 02178) Bawden Alan (93 Jackson St. Cambridge MA 02140) Kahle Brewster L. (59 Munroe St. Somerville , Parallel processor/memory circuit.
Wilkinson Paul Amba ; Dieffenderfer James Warren ; Kogge Peter Michael ; Schoonover Nicholas Jerome, Partitioning of processing elements in a SIMD/MIMD array processor.
Flanagan, John R.; Casper, Daniel F.; Huang, Catherine C.; Kalos, Matthew J.; Njoku, Ugochukwu C.; Riedy, Dale F.; Sittmann, Gustav E., Processing a variable length device command word at a control unit in an I/O processing system.
Casper, Daniel F.; Flanagan, John R.; Hathorn, Roger G.; Huang, Catherine C.; Kalos, Matthew J.; Ricci, Louis W., Processing communication data in a ships passing condition.
Huang, Catherine C.; Casper, Daniel F.; Flanagan, John R.; Hathorn, Roger G.; Kalos, Matthew J.; Rcci, Louis W., Processing communication data in a ships passing condition.
Ricci, Louis W.; Bendyk, Mark P.; Carlson, Scott M.; Casper, Daniel F.; Flanagan, John R.; Hathorn, Roger G.; Huang, Catherine C.; Kalos, Matthew J.; Sittmann, Gustav E.; Yudenfriend, Harry M., Processing of data to determine compatability in an input/output processing system.
Ricci, Louis W.; Bendyk, Mark P.; Carlson, Scott M.; Casper, Daniel F.; Flanagan, John R.; Hathorn, Roger G.; Huang, Catherine C.; Kalos, Matthew J.; Sittmann, Gustav E.; Yudenfriend, Harry M.; Craig, Matthew R.; Holley, Bret W., Processing of data to perform system changes in an input/output processing system.
Ricci, Louis W.; Bendyk, Mark P.; Carlson, Scott M.; Casper, Daniel F.; Flanagan, John R.; Hathorn, Roger G.; Huang, Catherine C.; Kalos, Matthew J.; Sittmann, Gustav E.; Yudenfriend, Harry M., Processing of data to suspend operations in an input/output processing log-out system.
Ricci, Louis W.; Bendyk, Mark P.; Carlson, Scott M.; Casper, Daniel F.; Flanagan, John R.; Hathorn, Roger G.; Huang, Catherine C.; Kalos, Matthew J.; Sittmann, Gustav E.; Yudenfriend, Harry M., Processing of data to suspend operations in an input/output processing system.
Bendyk, Mark P.; Casper, Daniel F.; Flanagan, John R.; Hathorn, Roger G.; Huang, Catherine C.; Kalos, Matthew J.; Ricci, Louis W.; Sittmann, Gustav E.; Yudenfriend, Harry M., Providing extended measurement data in an I/O processing system.
Flanagan, John R.; Casper, Daniel F.; Kalos, Matthew J.; Riedy, Dale F.; Sittmann, Gustav E.; Njoku, Ugochukwu C.; Huang, Catherine C., Providing indirect data addressing for a control block at a channel subsystem of an I/O processing system.
Flanagan, John R.; Casper, Daniel F.; Kalos, Matthew J.; Riedy, Dale F.; Sittmann, Gustav E.; Njoku, Ugochukwu C.; Huang, Catherine C., Providing indirect data addressing for a control block at a channel subsystem of an I/O processing system.
Casper, Daniel F.; Bendyk, Mark P.; Flanagan, John R.; Huang, Catherine C.; Kalos, Matthew J.; Njoku, Ugochukwu C.; Riedy, Dale F.; Sittmann, Gustav E.; Yudenfriend, Harry M., Providing indirect data addressing in an input/output processing system where the indirect data address list is non-contiguous.
Casper, Daniel F.; Bendyk, Mark P.; Flanagan, John R.; Huang, Catherine C.; Kalos, Matthew J.; Njoku, Ugochukwu C.; Riedy, Dale F.; Sittmann, Gustav E.; Yudenfriend, Harry M., Providing indirect data addressing in an input/output processing system where the indirect data address list is non-contiguous.
Casper, Daniel F.; Bendyk, Mark P.; Flanagan, John R.; Huang, Catherine C.; Kalos, Matthew J.; Njoku, Ugochukwu C.; Riedy, Dale F.; Sittmann, III, Gustav E.; Yudenfriend, Harry M., Providing indirect data addressing in an input/output processing system where the indirect data address list is non-contiguous.
Casper, Daniel F.; Bendyk, Mark P.; Flanagan, John R.; Huang, Catherine C.; Kalos, Matthew J.; Njoku, Ugochukwu C.; Riedy, Dale F.; Sittmann, III, Gustav E.; Yudenfriend, Harry M., Providing indirect data addressing in an input/output processing system where the indirect data address list is non-contiguous.
Grondalski Robert S. (Maynard MA), SIMD array processing system with routing networks having plurality of switching stages to transfer messages among proce.
Barker Thomas N. (Vestal NY) Collins Clive A. (Poughkeepsie NY) Dapp Michael C. (Endwell NY) Dieffenderfer James W. (Owego NY) Lesmeister Donald M. (Vestal NY) Nier Richard E. (Apalachin NY) Retter E, SIMD/MIMD processing memory element (PME).
Wilkinson Paul Amba ; Dieffenderfer James Warren ; Kogge Peter Michael ; Schoonover Nicholas Jerome, Slide bus communication functions for SIMD/MIMD array processor.
Casper, Daniel F.; Flanagan, John R., System and program products for facilitating access to status and measurement data associated with input/output processing.
Casper, Daniel F.; Flanagan, John R., System and program products for facilitating input/output processing by using transport control words to reduce input/output communications.
Casper, Daniel F.; Flanagan, John R., System and program products for facilitating input/output processing by using transport control words to reduce input/output communications.
Carlson, Scott M.; Casper, Daniel F.; Flanagan, John R.; Hathorn, Roger G.; Kalos, Matthew J.; Ricci, Louis W.; Sittman, III, Gustav E., Transport mode data transfer between a channel subsystem and input/output devices.
Carlson, Scott M.; Casper, Daniel F.; Flanagan, John R.; Hathorn, Roger G.; Kalos, Matthew J.; Ricci, Louis W.; Sittmann, III, Gustav E., Transport mode data transfer between a channel subsystem and input/output devices.
Steele ; Jr. Guy L. (Lexington MA) Hillis W. Daniel (Brookline MA) Blelloch Guy (Cambridge MA) Drumbeller Michael (Belmont MA) Kahle Brewster (Somerville MA) Lasser Clifford (Boston MA) Ranade Abhira, Virtual processor techniques in a SIMD multiprocessor array.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.