$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

[미국특허] Casing for an electrical component having improved strength and heat transfer characteristics 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H05K-007/20
출원번호 US-0390095 (1982-06-21)
발명자 / 주소
  • Butt Sheldon H. (Godfrey IL)
출원인 / 주소
  • Olin Corporation (New Haven CT 02)
인용정보 피인용 횟수 : 47  인용 특허 : 4

초록

A casing for an electrical component comprises a metal base member. A metal housing member is mounted on the base member to provide a hollow enclosed casing for receiving the electrical component. A metal lead frame is provided within the enclosed casing and is electrically connected to the electric

대표청구항

In a casing for an electrical component comprising: a metal base member; a metal housing member being mounted upon said base member to provide a hollow enclosed casing for receiving said electrical component; a metal lead frame within said enclosed casing for electrical connection to said electrical

이 특허에 인용된 특허 (4) 인용/피인용 타임라인 분석

  1. Fuchs Dieter (Landshut DT) Laber Leopold (Landshut DT), Method of hermetically sealing an electrical component in a metallic housing.
  2. Cossutta ; Giuseppe ; Cellai ; Marino, Molded body incorporating heat dissipator.
  3. Ibrahim Shawki (Lafayette IN) Elsner James E. (Lafayette IN), Multi-layer ceramic package.
  4. Ohwaki Seishiro (Tokyo JPX) Ogawa Motoharu (Kokubunji JPX), Packaging structure for semiconductor IC chip.

이 특허를 인용한 특허 (47) 인용/피인용 타임라인 분석

  1. Mahulikar Deepak (Meriden CT) Popplewell James M. (Guilford CT), Aluminum alloy semiconductor packages.
  2. Mahulikar Deepak (Meriden CT) Popplewell James M. (Guilford CT), Aluminum alloy semiconductor packages.
  3. Balderes Demetrios (Wappingers Falls NY) Frankovsky Andrew J. (Endwell NY) Jarvela Robert A. (Wappingers Falls NY), Apparatus for directly powering a multi-chip module from a power distribution bus.
  4. Burgis Stephen A. (Birmingham MI), Automated trash compactor system.
  5. Brooks, Jerry M.; Thummel, Steven G., Cavity ball grid array apparatus having improved inductance characteristics.
  6. Brooks,Jerry M.; Thummel,Steven G., Cavity ball grid array apparatus having improved inductance characteristics and method of fabricating the same.
  7. Pryor Michael J. (Woodbridge CT) Shapiro Eugene (Hamden CT) Mahulikar Deepak (Meriden CT), Cermet substrate with spinel adhesion component.
  8. Degenkolb, Thomas Alan; Peugh, Darrel Eugene; Myers, Bruce Alan, Combination circuit board and segmented conductive bus substrate.
  9. Bakermans Johannes C. W. (Harrisburg PA) Grabbe Dimitry G. (Lisbon Falls ME) Korsunsky Iosif (Harrisburg PA), Connection of leadless integrated circuit package to a circuit board.
  10. Nilsson Per-Ove (Bandhagen SEX), Cooling device for electronic components connected to a printed circuit board by a holder.
  11. Ransom Christopher J. (Chippenham GBX), Electrical circuits.
  12. Newman Robert A., Ground plane for plastic encapsulated integrated circuit die packages.
  13. Butt Sheldon H. (Godfrey IL) Voss Scott V. (Portola Valley CA), Heat dissipating interconnect tape for use in tape automated bonding.
  14. Voss Scott V. (Portola Valley CA), Heat dissipating interconnect tape for use in tape automated bonding.
  15. Morley, Catherine A.; Krinke, Todd A.; Tangren, John H., Heat dissipation structures for integrated lead disk drive head suspensions.
  16. Butt Sheldon H. (Godfrey IL), Hermetically sealed metal package.
  17. Pryor Michael J. (Woodbridge CT) Singhdeo Narendra N. (New Haven CT) Mahulikar Deepak (Meriden CT), Hermetically sealed package.
  18. Pryor Michael J. (Woodbridge CT) Eppler Richard A. (Cheshire CT) Smith ; III Edward F. (Madison CT) Butt Sheldon H. (Godfrey IL), Hermetically sealed semiconductor package.
  19. Butt, Sheldon H., High density packages.
  20. Chu George D. (Newark CA), High performance plastic encapsulated package for integrated circuit die.
  21. Mahulikar Deepak (Meriden CT) Crane Jacob (Woodbridge CT) Braden Jeffrey S. (Milpitas CA), Kit for the assembly of a metal electronic package.
  22. Manteghi Kamran, Leadframe ball grid array package.
  23. Tohkairin,Hiroshi; Sakakibara,Kenji; Kabune,Hideki, Metal core multilayer printed wiring board.
  24. Mahulikar Deepak (Meriden CT) Butt Sheldon H. (Godfrey IL) Crane Jacob (Woodbridge CT) Pasqualoni Anthony M. (New Haven CT) Smith Edward F. (Madison CT), Metal electronic package.
  25. Mahulikar Deepak (Meriden CT) Braden Jeffrey S. (Milpitas CA) Noe Stephen P. (Stratford CT), Metal electronic package having improved resistance to electromagnetic interference.
  26. Rothgery Eugene F. (No. Branford CT) Hart William W. C. (Bethany CT) Smith ; III Edward F. (Madison CT) Phillips Steven D. (Northford CT) Sandel Bonnie B. (Milford CT) Gavin David F. (Cheshire CT), Metal electronic package sealed with thermoplastic having a grafted metal deactivator and antioxidant.
  27. Saitoh Toshiki,JPX ; Yonemura Naomi,JPX ; Miyakoshi Tomohiro,JPX ; Fukuda Makoto,JPX, Metal-base multilayer circuit substrate having a heat conductive adhesive layer.
  28. Toshiki Saitoh JP; Naomi Yonemura JP; Tomohiro Miyakoshi JP; Makoto Fukuda JP, Metal-base multilayer circuit substrate with heat conducting adhesive.
  29. Pryor Michael J. (Woodbridge CT), Method for making multi-layer and pin grid arrays.
  30. Anderson, Charles W.; Czages, William F., Method of adhering a solid polymer to a substrate and resulting article.
  31. Brooks,Jerry M.; Thummel,Steven G., Method of fabricating a semiconductor die package having improved inductance characteristics.
  32. Brooks Jerry M. ; Thummel Steven G., Method of making a cavity ball grid array apparatus.
  33. Kalfus Martin A. (Scottsdale AZ), Method of producing a thermogenetic semiconductor device.
  34. Tutsch, Gunter; Munch, Thomas, Modularly expandable multi-layered semiconductor component.
  35. Vora Harshadrai (Eden Prairie MN), Module for packaging and electrically interconnecting integrated circuit chips on a porous substrate, and method of fabr.
  36. Matsuo Shogo,JPX, Package for housing a semiconductor element.
  37. Silverman, Lawrence H., Pocket mounted chip having microstrip line.
  38. Mabuchi Katsumi (Motosu JPX) Komura Toshimi (Ogaki JPX), Printed wiring board for mounting electronic parts and process for producing the same.
  39. Smith ; III Edward F. (Madison CT), Sealing glass composite.
  40. Smith Edward F. (Madison CT), Sealing glass composite.
  41. Webster Harold F. (Scotia NY), Self packaging chip mount.
  42. Webster Harold F. (Scotia NY), Self packaging chip mount.
  43. Butt Sheldon H. (Godfrey IL), Semiconductor package.
  44. Butt Sheldon H. (Godfrey IL), Semiconductor package.
  45. Crane Jacob (Woodbridge CT) Johnson Barry C. (Tucson AZ) Mahulikar Deepak (Meriden CT) Butt Sheldon H. (Godfrey IL), Semiconductor package.
  46. Butt Sheldon H. (Godfrey IL), Semiconductor packaging.
  47. Woodman John K. (601 Mystic La. Foster City CA 94404), Three dimensional integrated circuit package.

활용도 분석정보

상세보기
다운로드
내보내기

활용도 Top5 특허

해당 특허가 속한 카테고리에서 활용도가 높은 상위 5개 콘텐츠를 보여줍니다.
더보기 버튼을 클릭하시면 더 많은 관련자료를 살펴볼 수 있습니다.

섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로