$\require{mediawiki-texvc}$
  • 검색어에 아래의 연산자를 사용하시면 더 정확한 검색결과를 얻을 수 있습니다.
  • 검색연산자
검색도움말
검색연산자 기능 검색시 예
() 우선순위가 가장 높은 연산자 예1) (나노 (기계 | machine))
공백 두 개의 검색어(식)을 모두 포함하고 있는 문서 검색 예1) (나노 기계)
예2) 나노 장영실
| 두 개의 검색어(식) 중 하나 이상 포함하고 있는 문서 검색 예1) (줄기세포 | 면역)
예2) 줄기세포 | 장영실
! NOT 이후에 있는 검색어가 포함된 문서는 제외 예1) (황금 !백금)
예2) !image
* 검색어의 *란에 0개 이상의 임의의 문자가 포함된 문서 검색 예) semi*
"" 따옴표 내의 구문과 완전히 일치하는 문서만 검색 예) "Transform and Quantization"

통합검색

도움말도움말
상세검색 다국어 입력

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

특허 상세정보

MyON담기
내보내기 페이스북 공유 카카오톡 공유

Information transferring apparatus

특허상세정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판) G06F-001/04   
미국특허분류(USC) 364/900
출원번호 US-0319016 (1981-11-06)
우선권정보 JP-0156352 (1980-11-06)
발명자 / 주소
출원인 / 주소
인용정보 피인용 횟수 : 27  인용 특허 : 1
초록
▼

A data processing system including a central processing unit (CPU), a memory device operating on a data word length of 2 m-bits, an input/output device operating on a data word length of m bits, an m-bit register and a direct memory access (DMA) controller for transferring data words in both directions between the memory device and the input/output device independently of the CPU. A 2 m-bit bus is connected between the memory device and two m-bit buses connected to a bus switching circuit which controls the transfer of m-bit data words between the 2 m-bi...

대표
청구항
▼

An information transferring apparatus comprising: a first unit in which m-bit information is manipulated as a unit of handling, a first bus consisting of m bit signal lines, which is coupled to said first unit, a second unit in which 2 m-bit information is manipulated as a unit of handling, a second bus consisting of 2 m bit signal lines, which is coupled to said second unit, means for temporarily storing m bits of information, an information transfer circuit for transferring information between said first and second units, and coupled to said first bus,...

이 특허에 인용된 특허 (1)

  1. Bennett Thomas H. (Scottsdale AZ) Wiles Michael F. (Phoenix AZ). Pulse expanding system for microprocessor systems with slow memory. USP1977094050096.

이 특허를 인용한 특허 피인용횟수: 27

  1. Keene David ; Hashemi Vahid R.. Apparatus and method for interfacing a peripheral device having a ROM BIOS to a PCI bus. USP1998115835960.
  2. Fedele Nicola J. (Kingston NJ). Apparatus for efficiently packing data in a buffer. USP1990044914675.
  3. Scales ; III Hunter L. (Austin TX) Moyer William C. (Dripping Springs TX) Anderson Donald C. (Austin TX). Bus master which selectively attempts to fill complete entries in a cache line. USP1990044914573.
  4. Platzek, Johannes; Schmitt-Willich, Heribert; Gries, Heinz; Schuhmann-Giampieri, Gabriele; Vogler, Hubert; Weinmann, Hanns-Joachim; Bauer, Hans. Cascade polymer bound complexing compounds, their complexes and conjugates, process for their production and pharmaceutical agents containing them. USP2003066576222.
  5. Platzek, Johannes; Schmitt-Willich, Heribert; Gries, Heinz; Schuhmann-Giampieri, Gabriele; Vogler, Hubert; Weinmann, Hanns-Joachim; Bauer, Hans. Cascade polymer bound complexing compounds, their complexes and conjugates, processes for their production, and pharmaceutical agents containing them. USP2005026855309.
  6. Platzek,Johannes; Schmitt Willich,Heribert; Gries,Heinz; Schuhmann Giampieri,Gabriele; Vogler,Hubert; Weinmann,Hanns Joachim; Bauer,Hans. Cascade polymer bound complexing compounds, their complexes and conjugates, processes for their production, and pharmaceutical agents containing them. USP2007047208139.
  7. Friesel, Mark A.. Covariance rotation with perspective projection for creating radar search volumes from remote cues. USP2015079081092.
  8. Honda Takayoshi,JPX. DMA control apparatus for multi-byte serial-bit transfer in a predetermined byte pattern and between memories associated with different asynchronously operating processors for a distributed system. USP2000096115757.
  9. Kriz Thomas A. (Sandy Hook CT) Potemski Andrew S. (New Milford CT). DMA multimode transfer controls. USP1985074530053.
  10. Omo Shinichi,JPX ; Fukui Hiroshi,JPX ; Kuronuma Akira,JPX ; Murata Takayuki,JPX ; Umezawa Masahiko,JPX. Data processing method, and data processor and printer using data processing method. USP2000116144460.
  11. Styrna, Zbigniew B.; Afheldt, Michael. Data storage system for transferring last entered information from static memory to magnetic disk upon recovering from data storage interruption. USP1991075034915.
  12. Tan Yew-Koon ; Maeda Shuichi. Digital signal processor with variable width instructions. USP2001026189090.
  13. Johnson William M. (San Jose CA) Olson Timothy A. (Sunnyvale CA) Dutton Drew J. (Santa Monica CA) Lee Sherman (Palos Verdes Estates CA) Stoenner David W. (El Toro CA). Direct memory access apparatus and methods for transferring data between buses having different performance characterist. USP1989104878166.
  14. Ikeno, Kazuo; Satsukawa, Daisuke. Display device and method for transferring image data. USP2015038970611.
  15. Wollan Vegard,NOX ; Bogen Alf-Egil,NOX ; Myklebust Gaute,NOX ; Bryant John D.. Eight-bit microcontroller having a risc architecture. USP1998125854939.
  16. Szumla,Thomas P.; Tang,Manh; Hauschild,Edward A.; Couwenhoven,Douglas W.; Johnson,David A.. Image processor for high-speed printing applications. USP2006057050197.
  17. Carson Dave ; Young Bruce ; Rasmussen Norman ; Fischer Stephen ; Rabe Jeffrey. Locking protocol for peripheral component interconnect utilizing master device maintaining assertion of lock signal afte. USP1999035887194.
  18. Friesel, Mark A.; Gillespie, Thomas R.. Method and system for azimuthal containment using largest gap method. USP2012048149161.
  19. Friesel, Mark A.. Method and system for scanning a radar search volume and correcting for 3D orientation of covariance ellipsoid. USP2013048427364.
  20. Friesel, Mark A.. Method for scanning a radar search volume and correcting for rotation of covariance ellipse. USP2012088253621.
  21. Friesel, Mark A.. Method for scanning a radar search volume within an allowable scan time. USP2012038134492.
  22. Friesel, Mark. Methods and systems for partitioning a radar acquisition volume. USP2012078223065.
  23. Takenaka Tsutomu (Tokyo JPX). Microprocessor system. USP1989084860198.
  24. Morton Steven G. (Oxford CT). Single instruction multiple data (SIMD) cellular array processing apparatus employing a common bus where a first number. USP1989074852048.
  25. Lang Marilyn Jean ; Begur Sridhar ; Campbell Robert ; Bassett Carol Elise. System and method for accessing data between a host bus and a system memory bus where the system memory bus has a data path that is twice the width of the data path for the host bus. USP2001036202120.
  26. Friesel, Mark A.. System and method for cued acquisition azimuth and elevation extent calculation using perspective projection. USP2014128912948.
  27. Friesel, Mark A.; Thorpe, Juma M.. System and method for partitioning acquisition volumes using rotated covariance. USP2014128912947.

IPC 상위 출원인