Takahashi Toshiya (Tokyo JPX) Sato Yoshikuni (Tokyo JPX)
출원인 / 주소
Nippon Electric Co., Ltd. (Tokyo JPX 03)
인용정보
피인용 횟수 :
27인용 특허 :
1
초록▼
A data processing system including a central processing unit (CPU), a memory device operating on a data word length of 2 m-bits, an input/output device operating on a data word length of m bits, an m-bit register and a direct memory access (DMA) controller for transferring data words in both directi
A data processing system including a central processing unit (CPU), a memory device operating on a data word length of 2 m-bits, an input/output device operating on a data word length of m bits, an m-bit register and a direct memory access (DMA) controller for transferring data words in both directions between the memory device and the input/output device independently of the CPU. A 2 m-bit bus is connected between the memory device and two m-bit buses connected to a bus switching circuit which controls the transfer of m-bit data words between the 2 m-bit bus and the register and the input/output device. A control circuit generates timing and switching signals such that, during a first bus cycle a first m-bit data word from the input/ouput device is stored in the register, and during a second bus cycle a second m-bit data word from the input/output device is transferred directly via the buses to the memory device and, also, the first m-bit data word, stored in the register, is transferred to the memory device. For transfer of a data word from the memory device to the input/output device, during a first bus cycle m bits of data are transferred directly via the buses to the input/output device and, also, the following m bits are stored in the register, and during a second bus cycle the following m bits are transferred to the input/output device.
대표청구항▼
An information transferring apparatus comprising: a first unit in which m-bit information is manipulated as a unit of handling, a first bus consisting of m bit signal lines, which is coupled to said first unit, a second unit in which 2 m-bit information is manipulated as a unit of handling, a second
An information transferring apparatus comprising: a first unit in which m-bit information is manipulated as a unit of handling, a first bus consisting of m bit signal lines, which is coupled to said first unit, a second unit in which 2 m-bit information is manipulated as a unit of handling, a second bus consisting of 2 m bit signal lines, which is coupled to said second unit, means for temporarily storing m bits of information, an information transfer circuit for transferring information between said first and second units, and coupled to said first bus, said second bus and said storing means, and a control circuit for controlling said information transfer circuit, and coupled to said first unit, said second unit, said storing means and said information transfer circuit, said control unit designating said second unit to send out 2 m-bit information to said second bus and controlling said information transfer circuit such that first m bits of said 2 m-bit information on said second bus are transferred to said storing means to be stored therein and at the same time the remaining m bits of said 2 m-bit information on said second bus are transferred via said first bus to said first unit and, thereafter, the stored m bits of information in said storing means are transferred via said first bus to said first unit, and said control unit designating said first unit to send out at least twice m-bit information to said first bus and controlling said information transfer circuit such that first m-bit information on said first bus is stored in said storing means, followed by transfer of the next m-bit information on said first bus via said second bus to said second unit and at the same time by transfer of the stored m-bit information from said storing means via said second bus to said second unit.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (1)
Bennett Thomas H. (Scottsdale AZ) Wiles Michael F. (Phoenix AZ), Pulse expanding system for microprocessor systems with slow memory.
Scales ; III Hunter L. (Austin TX) Moyer William C. (Dripping Springs TX) Anderson Donald C. (Austin TX), Bus master which selectively attempts to fill complete entries in a cache line.
Platzek, Johannes; Schmitt-Willich, Heribert; Gries, Heinz; Schuhmann-Giampieri, Gabriele; Vogler, Hubert; Weinmann, Hanns-Joachim; Bauer, Hans, Cascade polymer bound complexing compounds, their complexes and conjugates, process for their production and pharmaceutical agents containing them.
Honda Takayoshi,JPX, DMA control apparatus for multi-byte serial-bit transfer in a predetermined byte pattern and between memories associated with different asynchronously operating processors for a distributed system.
Omo Shinichi,JPX ; Fukui Hiroshi,JPX ; Kuronuma Akira,JPX ; Murata Takayuki,JPX ; Umezawa Masahiko,JPX, Data processing method, and data processor and printer using data processing method.
Styrna, Zbigniew B.; Afheldt, Michael, Data storage system for transferring last entered information from static memory to magnetic disk upon recovering from data storage interruption.
Johnson William M. (San Jose CA) Olson Timothy A. (Sunnyvale CA) Dutton Drew J. (Santa Monica CA) Lee Sherman (Palos Verdes Estates CA) Stoenner David W. (El Toro CA), Direct memory access apparatus and methods for transferring data between buses having different performance characterist.
Carson Dave ; Young Bruce ; Rasmussen Norman ; Fischer Stephen ; Rabe Jeffrey, Locking protocol for peripheral component interconnect utilizing master device maintaining assertion of lock signal afte.
Lang Marilyn Jean ; Begur Sridhar ; Campbell Robert ; Bassett Carol Elise, System and method for accessing data between a host bus and a system memory bus where the system memory bus has a data path that is twice the width of the data path for the host bus.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.