$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Electrical contact materials 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • C23C-003/02
  • H01H-001/02
출원번호 US-0340369 (1982-01-18)
발명자 / 주소
  • Baudrand Donald W. (Lincolnshire IL)
출원인 / 주소
  • Richardson Chemical Company (Des Plaines IL 02)
인용정보 피인용 횟수 : 41  인용 특허 : 2

초록

Electrical contact materials are provided which belong to the general category of copper that is overplated with a noble metal, usually gold. The improvement resides in the provision of an electroless nickel deposit laid down over the copper layer and under the gold layer, which electroless nickel d

대표청구항

An electrical contact material comprising, in combination: an electrically conductive basis metal layer, an electroless nickel barrier layer deposit over the basis metal layer, and a thin overlayer laid down onto said electroless nickel barrier layer, the thin overlayer being a layer of up to about

이 특허에 인용된 특허 (2)

  1. Nagashima Teruyoshi (Aichi JPX) Takami Akio (Aichi JPX) Kasugai Akiyo (Aichi JPX), Gold-plated electronic components and process for production thereof.
  2. Mallory ; Jr. Glenn O. (Los Angeles CA), Method of preparing substrate surface for electroless plating and products produced thereby.

이 특허를 인용한 특허 (41)

  1. Basile Thomas J. (New Hartford NY) LaPlante Jean (Oriskany NY), Alternate electrolytic/electroless-layered lid for electronics package.
  2. Holden ; Jr. Clarence A. (Morris Township ; Morris County NJ) Law Henry H. (Berkeley Heights NJ), Apparatus including electrical contacts.
  3. Stark, Franz-Josef; Werner, Christoph, Beta-amino acid comprising plating formulation.
  4. Oftring Alfred (Bad Duerkheim DEX) Tschang Chung-Ji (Bad Duerkheim DEX) Winkler Ekhard (Mutterstadt DEX) Gotsmann Guenther (Frankenthal DEX) Glaser Klaus (Mutterstadt DEX), Chemical deposition of copper from alkaline aqueous baths.
  5. Nakatsugawa Hiroshi (Yokohama JPX), Copper foil for a printed circuit and a method for the production thereof.
  6. Hosoi Yoshihiro (Kokubu JPX) Fujioka Takaaki (Kokubu JPX), Covering metal structure for metallized metal layer in electronic part.
  7. Haynes Richard (East Windsor NJ) Ling Hung C. (West Windsor Township ; Mercer County NJ) Ng Sau-Lan L. (Lawrence Township ; Mercer County NJ), Electrical contacts.
  8. Michael Lambert ; Satish Chandra ; Tony Sosnowski, Electrically conductive polymeric foam and method of preparation thereof.
  9. Inoue, Hiroaki; Nakamura, Kenji; Matsumoto, Moriji; Ezawa, Hirokazu; Miyata, Masahiro; Tsujimura, Manabu, Electroless Ni--B plating liquid, electronic device and method for manufacturing the same.
  10. Inoue, Hiroaki; Nakamura, Kenji; Matsumoto, Moriji; Ezawa, Hirokazu; Miyata, Masahiro; Tsujimura, Manabu, Electroless Ni-B plating liquid, electronic device and method for manufacturing the same.
  11. Uchida Hiroki,JPX ; Kiso Masayuki,JPX ; Nakamura Takayuki,JPX ; Kamitamari Tohru,JPX ; Susuki Rumiko,JPX ; Shimizu Koichiro,JPX, Electroless nickel plating solution and method.
  12. Yahatz Michael ; Harper James, Fabrication of thermoelectric modules and solder for such fabrication.
  13. Urasaki Naoyuki (Shimodate JPX) Tsuyama Kouichi (Shimodate JPX) Hasegawa Kiyoshi (Yuki JPX) Hatakeyama Shuichi (Shimodate JPX) Kida Akinari (Tochigi-ken JPX) Nakaso Akishi (Oyama JPX) Nomura Hiroshi , Metal foil for printed wiring board and production thereof.
  14. Asahara, Hajime; Fukamachi, Kazuhiko, Metallic material.
  15. Lee, David M.; Francomacaro, Arthur S.; Lehtonen, Seppo J.; Charles, Jr., Harry K., Method for electroless gold plating of conductive traces on printed circuit boards.
  16. Appelbaum Amiram (Fanwood NJ) Robbins Murray (Berkeley Heights NJ), Method for fabricating devices in III-V semiconductor substrates and devices formed thereby.
  17. Stark, Franz-Josef; Werner, Christoph, Method for the deposition of a metal layer comprising a beta-amino acid.
  18. Shintani Tadashi,JPX ; Yuzurihara Yasuhiro,JPX, Method of forming an anticorrosive film for contacts for electronic parts.
  19. Ritter, Andrew P.; Heistand, II, Robert; Galvagni, John L.; Dattaguru, Sriram, Method of making multi-layer electronic components with plated terminations.
  20. Ritter, Andrew P.; Heistand, II, Robert; Galvagni, John L.; Dattaguru, Sriram, Method of making multi-layer electronic components with plated terminations.
  21. Watanabe Kenjiro,JPX ; Yamakawa Koji,JPX, Method of producing a wiring substrate.
  22. Kingon, Angus; Dunn, Gregory J.; Streiffer, Stephen; Cheek, Kevin; Zhang, Min-Xian; Maria, Jon-Paul; Savic, Jovica, Multi-layer conductor-dielectric oxide structure.
  23. Ritter, Andrew P.; Heistand, II, Robert H.; Galvagni, John L.; Dattaguru, Sriram, Plated terminations.
  24. Lee, Kendrew; Lee, Noel; Everett, Rusty, Power fuse block.
  25. William F. Quinn ; James B. Kalapodis, Pressure and temperature responsive switch assembly.
  26. Acosta Raul E. (White Plains NY) Horkans Wilma J. (Ossining NY) Mukherjee Ruby (San Jose CA) Olsen Judith D. (Goldens Bridge NY), Prevention of mechanical and electronic failures in heat-treated structures.
  27. Yeatts Alfred T. (Effingham SC), Process for manufacturing a selective plated board for surface mount components.
  28. Jang, Youngcheol, Protection circuit board for secondary battery and secondary battery using the same.
  29. Daly John ; Skepnek Robert, Solderable metallized plastic contact.
  30. Yoshikawa, Tokihiro, Temperature fuse and sliding electrode used for temperature fuse.
  31. Eder Philip B. ; Quinn William F. ; Roberts Mark A. ; Welch Richard E. ; Clow David W., Temperature responsive switch with shape memory actuator.
  32. Nobuyuki Asakura JP; Kei Fujimoto JP, Terminal material and terminal.
  33. Takeda Hideaki,JPX, Thermal protector.
  34. Kalapodis James B. ; Polles Jerry L. ; Quinn William F., Thermal switch.
  35. Kalapodis James B. ; Polles Jerry L. ; Quinn William F., Thermal switch.
  36. Quinn William F. ; Motley Wayne M. ; Kalapodis James B., Thermal switch.
  37. Quinn William F. ; Motley Wayne M. ; Kalapodis James B., Thermal switch.
  38. Kalapodis James B. ; Quinn William F., Thermal switch assembly.
  39. Kalapodis James B. ; Quinn William F., Thermal switch assembly.
  40. Kalapodis James B. ; Quinn William F., Thermal switch assembly.
  41. Ueno, Kazuyoshi; Osaka, Tetsuya; Takano, Nao, ULSI wiring and method of manufacturing the same.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로