초록 ▼

Disclosed herein is a system for addressing a memory pack having a plurality of memory chips such as RAMs or ROMs. Each memory chip receives address signals and a chip enable signal. A chip selector generates the chip enable signal in response to a feedback signal from the memory pack provided in re

Disclosed herein is a system for addressing a memory pack having a plurality of memory chips such as RAMs or ROMs. Each memory chip receives address signals and a chip enable signal. A chip selector generates the chip enable signal in response to a feedback signal from the memory pack provided in response to the memory address lines. Since each memory pack excludes the chip selector circuitry, the memory packs can be made smaller in size. The memory packs are in effect self-configuring since they control the feedback of the address signals to the chip selector which generates the chip enable signals. Many types and capacities of memory packs can be mixed in the system since the pack determines the memory address space in which it resides.

대표청구항 ▼

An expandable memory pack addressing system for a microprocessor system, comprising: an address bus provided within said microprocessor system, said address bus having a plurality of parallel-bit address lines coupled to respective first contacts of a memory pack connector; memory selection means pr

An expandable memory pack addressing system for a microprocessor system, comprising: an address bus provided within said microprocessor system, said address bus having a plurality of parallel-bit address lines coupled to respective first contacts of a memory pack connector; memory selection means provided within said microprocessor system, said memory selection means having a plurality of input lines coupled to respective second contacts of said memory pack connector and a plurality of memory select output lines coupled to respective third contacts of said memory pack connector; and memory pack means connectable to said memory pack connector, said memory pack means comprising a plurality of selectable memories, a plurality of address lines connected to said memories, a plurality of memory selection lines connected to said memories, and a plurality of feedback signal lines, wherein said address lines are connectable to some, but not all, of said first contacts of said memory pack connector, said feedback signal lines are connectable between predetermined said first contacts and second contacts of said memory pack connector, and said memory selection lines are connectable to said third contacts of said memory pack connector.