$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Special interconnect for configurable logic array 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H03K-017/693
출원번호 US-0655007 (1984-09-26)
발명자 / 주소
  • Carter William S. (Santa Clara CA)
출원인 / 주소
  • Xilinx, Inc. (San Jose CA 02)
인용정보 피인용 횟수 : 316  인용 특허 : 7

초록

A special interconnect circuit which connects adjacent configurable logic elements (CLEs) in a configurable logic array (CLA) without using the general interconnect structure of the CLA. In one embodiment, an array of CLEs is arranged in rows and columns and a special vertical lead circuit is provid

대표청구항

A configurable logic array comprising: a plurality of configurable logic elements (CLEs), each CLE having at least one input lead and at least one output lead; a general interconnect structure comprising a plurality of general interconnect leads and a plurality of programmable general interconnect j

이 특허에 인용된 특허 (7)

  1. Kapral Christopher W. (Burlington MA) Heckman Norman E. (Concord MA), Arithmetic logic apparatus.
  2. Whitaker, Sterling R., Combinational logic structure using PASS transistors.
  3. Wyland David C. (San Jose CA), Integrated circuit component.
  4. Williams Robert Russell (Rochester MN), Logic array with enhanced flexibility.
  5. Rutenbar, Robin A.; Lougheed, Robert M., Routing techniques using serial neighborhood image analyzing system.
  6. Tanizawa Tetsu (Kawasaki JPX) Omichi Hitoshi (Kawasaki JPX) Mitono Yoshiharu (Tokyo JPX), Semiconductor gate array device having an improved interconnection structure.
  7. Burrows, James L., Universal logic circuit.

이 특허를 인용한 특허 (316)

  1. Smith, Lyle; Dellinger, Eric; West, Eric; Mukund, Shridhar, ASIC routing architecture.
  2. How, Dana; Osann, Jr., Robert; Dellinger, Eric, ASIC routing architecture with variable number of custom masks.
  3. Butts Michael R. ; Batcheller Jon A., Apparatus and method for performing computations with electrically reconfigurable logic devices.
  4. Xia, Renxin; Joyce, Juju Chacko; Prasad, Nitin; Veenstra, Kerry; Duwel, Keith, Apparatus and methods for communicating with programmable devices.
  5. Xia, Renxin; Joyce, Juju Chacko; Prasad, Nitin; Veenstra, Kerry; Duwel, Keith, Apparatus and methods for communicating with programmable devices.
  6. Xia, Renxin; Joyce, Juju; Prasad, Nitin; Veenstra, Kerry; Duwel, Keith, Apparatus and methods for communicating with programmable devices.
  7. Xia, Renxin; Joyce, Juju; Prasad, Nitin; Veenstra, Kerry; Duwel, Keith, Apparatus and methods for communicating with programmable devices.
  8. Xia, Renxin; Joyce, Juju Chacko; Prasad, Nitin; Veenstra, Kerry; Duwel, Keith, Apparatus and methods for communicating with programmable logic devices.
  9. Xia, Renxin; Joyce, Juju Chacko; Prasad, Nitin; Veenstra, Kerry; Duwel, Keith, Apparatus and methods for communicating with programmable logic devices.
  10. Xia,Renxin; Joyce,Juju Chacko; Prasad,Nitin; Veenstra,Kerry; Duwel,Keith, Apparatus and methods for communicating with programmable logic devices.
  11. Stephen P. Sample ; Michael R. D'Amour ; Thomas S. Payne, Apparatus for emulation of electronic hardware system.
  12. Sample, Stephen P.; D'Amour, Michael R.; Payne, Thomas S., Apparatus for emulation of electronic systems.
  13. Ting, Benjamin S., Architecture and interconnect scheme for programmable logic circuits.
  14. Ting, Benjamin S., Architecture and interconnect scheme for programmable logic circuits.
  15. Ting,Benjamin S., Architecture and interconnect scheme for programmable logic circuits.
  16. McClintock Cameron ; Ngo Ninh ; Altaf Risa ; Cliff Richard G., Architectures for programmable logic devices.
  17. Kato, Kiyoshi, Arithmetic circuit and method of driving the same.
  18. Kato, Kiyoshi, Arithmetic circuit and method of driving the same.
  19. Sharon Sheau-Pyng Lin, Array board interconnect system and method.
  20. Agrawal Om P. (San Jose CA) Wright Michael J. (Menlo Park CA) Shen Ju (San Jose CA), Array of configurable logic blocks each including a look up table having inputs coupled to a first multiplexer and havin.
  21. Agrawal Om P. (San Jose CA) Wright Michael J. (Menlo Park CA) Shen Ju (San Jose CA), Array of configurable logic blocks including cascadable lookup tables.
  22. How Dana ; Srinivasan Adi ; El Gamal Abbas, Asic routing architecture.
  23. Hsieh Hung-Cheng (Sunnyvale CA) Carter William S. (Santa Clara CA), Buffered routing element for a user programmable logic device.
  24. Vorbach, Martin, Chip including memory element storing higher level memory data on a page by page basis.
  25. Tatsumura, Kosuke; Oda, Masato; Kinoshita, Atsuhiro; Zaitsu, Koichiro; Matsumoto, Mari; Yasuda, Shinichi, Circuit having programmable match determination function, and LUT circuit, MUX circuit and FPGA device with such function and method of data writing.
  26. Reddy Srinivas T. ; Zaveri Ketan ; Lane Christopher F. ; Lee Andy L. ; McClintock Cameron R. ; Pedersen Bruce B. ; Mejia Manuel ; Cliff Richard G., Circuitry and methods for internal interconnection of programmable logic devices.
  27. Srinivas T. Reddy ; Ketan Zaveri ; Christopher F. Lane ; Andy L. Lee ; Cameron R. McClintock ; Bruce B. Pedersen ; Manuel Mejia ; Richard G. Cliff, Circuitry and methods for internal interconnection of programmable logic devices.
  28. Cliff Richard G., Coarse-grained look-up table architecture.
  29. Brockmann Werner (Altenbeken DEX), Component produced using integrated technology for the fabrication of integrated circuits.
  30. Austin H. Lesea ; Robert J. Francis CA, Conditioning semiconductor-on-insulator transistors for programmable logic devices.
  31. Kean Thomas A.,GBX, Configurable cellular array.
  32. Freeman Ross H. (San Jose CA), Configurable electrical circuit having configurable logic elements and configurable interconnects.
  33. Cliff Richard G. (Plymouth GB2) Austin Kenneth (Cheshire GB2), Configurable logic array.
  34. Agrawal Om Prakash ; Wright Michael James ; Shen Ju, Configurable logic array including IOB to longlines interconnect means for providing selectable access to plural longlines from each IOB (input/output block).
  35. Young Steven P. ; Bapat Shekhar ; Chaudhary Kamal ; Bauer Trevor J. ; Iwanczuk Roman, Configurable logic element with ability to evaluate five and six input functions.
  36. Young Steven P. ; Bapat Shekhar ; Chaudhary Kamal ; Bauer Trevor J. ; Iwanczuk Roman, Configurable logic element with ability to evaluate five and six input functions.
  37. Young Steven P. ; Bapat Shekhar ; Chaudhary Kamal ; Bauer Trevor J. ; Iwanczuk Roman, Configurable logic element with ability to evaluate wide logic functions.
  38. Young Steven P. ; New Bernard J. ; Camilleri Nicolas John ; Bauer Trevor J. ; Bapat Shekhar ; Chaudhary Kamal ; Krishnamurthy Sridhar, Configurable logic element with fast feedback paths.
  39. Vorbach, Martin; Nuckel, Armin, Configurable logic integrated circuit having a multidimensional structure of configurable elements.
  40. Jennings ; III Earle W. (Richardson TX) Landers George H. (Mountain View CA), Configurable logic networks.
  41. Sharon Sheau-Pyng Lin ; Ping-Sheng Tseng, Converification system and method.
  42. Dante, Conrad, Converting bits to vectors in a programmable logic device.
  43. Ohshima, Kazuaki, Data processing device, data processing method, and computer program.
  44. Ohshima, Kazuaki, Data processing device, data processing method, and computer program.
  45. Vorbach, Martin; Becker, Jürgen; Weinhardt, Markus; Baumgarte, Volker; May, Frank, Data processing system having integrated pipelined array data processor.
  46. Chan, King W.; Shu, William C. T.; Kaptanoglu, Sinan; Cheng, Chi Fung, Dedicated interface architecture for a hybrid integrated circuit.
  47. Chan,King W.; Shu,William C. T.; Kaptanoglu,Sinan; Cheng,Chi Fung, Dedicated interface architecture for a hybrid integrated circuit.
  48. Ngai, Tony; Shumarayev, Sergey; Huang, Wei-Jen, Driver circuitry for programmable logic devices.
  49. Pedersen Bruce B., Driver circuitry for programmable logic devices.
  50. Tony Ngai ; Sergey Shumarayev ; Wei-Jen Huang, Driver circuitry for programmable logic devices.
  51. Altaf K. Risa, Driver circuitry for programmable logic devices with hierarchical interconnection resources.
  52. Altaf, K. Risa, Driver circuitry for programmable logic devices with hierarchical interconnection resources.
  53. K. Risa Altaf, Driver circuitry for programmable logic devices with hierarchical interconnection resources.
  54. Srinivas T. Reddy ; Christopher F. Lane ; Manuel Mejia ; Richard G. Cliff ; Kerry Veenstra, Dual port programmable logic device variable depth and width memory array.
  55. Reddy Srinivas T. ; Lane Christopher F. ; Mejia Manuel ; Cliff Richard G. ; Veenstra Kerry, Dual-port programmable logic device variable depth and width memory array.
  56. Lane, Christopher F.; Powell, Giles V.; Yeung, Wayne; Sung, Chiakang; Pedersen, Bruce B., Efficient arrangement of interconnection resources on programmable logic devices.
  57. Lane, Christopher F.; Powell, Giles V.; Yeung, Wayne; Sung, Chiakang; Pedersen, Bruce B., Efficient arrangement of interconnection resources on programmable logic devices.
  58. Huang, Cheng H.; Liu, Yowjuang; Shih, Chih-Ching; O, Hugh Sung-Ki, Electrically-programmable integrated circuit antifuses.
  59. Huang,Cheng H.; Liu,Yowjuang; Shih,Chih Ching; O,Hugh Sung Ki, Electrically-programmable integrated circuit antifuses.
  60. Shih, Chih-Ching; Huang, Cheng H.; O, Hugh Sung-Ki; Liu, Yow-Juang (Bill), Electrically-programmable transistor antifuses.
  61. Shih,Chih Ching; Huang,Cheng H.; O,Hugh Sung Ki; Liu,Yow Juang, Electrically-programmable transistor antifuses.
  62. Takemura, Yasuhiko, Electronic device comprising multiplexer and driving method thereof.
  63. Graham ; III Hatch (Santa Clara CA) Seltz Daniel (Mountain View CA), Electronically programmable gate array having programmable interconnect lines.
  64. Veenstra Kerry S., Embedded memory block with FIFO mode for programmable logic device.
  65. Veenstra Kerry S., Embedded memory block with FIFO mode for programmable logic device.
  66. Wang, Ming Yang; Shei, Swey-Yan; Carrell, William C., Emulation circuit with a hold time algorithm, logic analyzer and shadow memory.
  67. Ming Yang Wang ; Swey-Yan Shei ; William C. Carrell, Emulation circuit with a hold time algorithm, logic and analyzer and shadow memory.
  68. Sample Stephen P. ; Bershteyn Mikhail ; Butts Michael R. ; Bauer Jerry R., Emulation system with time-multiplexed interconnect.
  69. Stephen P. Sample ; Mikhail Bershteyn ; Michael R. Butts ; Jerry R. Bauer, Emulation system with time-multiplexed interconnect.
  70. Steven P. Young, Expandable interconnect structure for FPGAS.
  71. Young Steven P. ; New Bernard J. ; Camilleri Nicolas John ; Bauer Trevor J. ; Bapat Shekhar ; Chaudhary Kamal ; Krishnamurthy Sridhar, FPGA CLE with two independent carry chains.
  72. Young Steven P. ; Chaudhary Kamal ; Bauer Trevor J., FPGA architecture with offset interconnect lines.
  73. Tavana Danesh ; Yee Wilson K. ; Holen Victor A., FPGA architecture with repeatable titles including routing matrices and logic matrices.
  74. Goetting F. Erich, FPGA having logic cells configured by SRAM memory cells and interconnect configured by antifuses.
  75. Chaudhary Kamal, FPGA having logic element carry chains capable of generating wide XOR functions.
  76. Bauer Trevor J. ; Young Steven P., FPGA interconnect structure with high-speed high fanout capability.
  77. Young Steven P. ; Bauer Trevor J. ; Chaudhary Kamal ; Krishnamurthy Sridhar, FPGA repeatable interconnect structure with bidirectional and unidirectional interconnect lines.
  78. Casselman Steven Mark (Reseda CA), FPGA virtual computer for executing a sequence of program instructions by successively reconfiguring a group of FPGA in.
  79. Chua Hua-Thye ; Chan Andrew K. ; Birkner John M. ; Whitten Ralph G. ; Bechtel Richard L. ; Thomas Mammen, Field programmable gate array having reproducible metal-to-metal amorphous silicon antifuses.
  80. Nagaraj N. S. (Karntaka INX), Field programmable gate array logic module configurable as combinational or sequential circuits.
  81. Steele Randy Charles ; Chinnow ; Jr. Duane H., Field programmable gate array with high speed SRAM based configurable function block configurable as high performance logic or block of SRAM.
  82. Barbier Jean,FRX ; LePape Olivier,FRX ; Reblewski Frederic,FRX, Field programmable gate array with integrated debugging facilities.
  83. Bhat Narasimha B. (Berkeley CA) Chaudhary Kamal (Berkeley CA), Field programmable logic device with dynamic interconnections to a dynamic logic core.
  84. McGowan John E. ; Plants William C. ; Landry Joel D. ; Kaptanoglu Sinan ; Miller Warren K., Flexible, high-performance static RAM architecture for field-programmable gate arrays.
  85. Gould Scott Whitney, Function generator for programmable gate array.
  86. de Buren, Philip H.; Ganesan, Subramanian; Singh, Jinny, Generating user clocks for a prototyping environment.
  87. Sample Stephen P. ; D'Amour Michael R. ; Payne Thomas S., Hardware logic emulation system.
  88. Butts Michael R. (Portland OR) Batcheller Jon A. (Newberg OR), Hardware logic emulation system with memory capability.
  89. Read Andrew J. (Sunnyvale CA) Papamarcos Mark S. (San Jose CA) Heideman Wayne P. (San Jose CA) Mardjuki Robert K. (Peasanton CA) Couch Robert K. (Santa Cruz CA) Jaeger Peter R. (San Jose CA) Kappauf , Hardware modeling system and method of use.
  90. Huang Joseph ; Sung Chiakang ; Wang Bonnie I. ; Nguyen Khai ; Wang Xiaobao ; Cliff Richard G., High-speed programmable interconnect.
  91. Joseph Huang ; Chiakang Sung ; Bonnie I. Wang ; Khai Nguyen ; Xiaobao Wang ; Richard G. Cliff, High-speed programmable interconnect.
  92. Lane Christopher F. ; Reddy Srinivas T. ; Lee Andy L. ; Jefferson David Edward, Input/output circuitry for programmable logic devices.
  93. Lane Christopher F. ; Reddy Srinivas T. ; Lee Andy L. ; Jefferson David Edward, Input/output circuitry for programmable logic devices.
  94. Percey Andrew K. ; Bauer Trevor J. ; Young Steven P., Input/output interconnect circuit for FPGAs.
  95. Huang Joseph ; Cliff Richard G. ; Reddy Srinivas T., Input/output interface circuitry for programmable logic array integrated circuit devices.
  96. Huang Joseph ; Cliff Richard G. ; Reddy Srinivas T., Input/output interface circuitry for programmable logic array integrated circuit devices.
  97. Kolze Paige A. (San Jose CA), Integrated circuit facilitating simultaneous programming of multiple antifuses.
  98. Kolze Paige A. (San Jose CA), Integrated circuit facilitating simultaneous programming of multiple antifuses.
  99. Pierce Kerry M. ; Erickson Charles R. ; Huang Chih-Tsung ; Wieland Douglas P., Interconnect architecture for field programmable gate array.
  100. Pierce Kerry M. ; Erickson Charles R. ; Huang Chih-Tsung ; Wieland Douglas P., Interconnect architecture for field programmable gate array using variable length conductors.
  101. Steven P. Young ; Kamal Chaudhary ; Trevor J. Bauer, Interconnect structure for a programmable logic device.
  102. Young Steven P. ; Chaudhary Kamal ; Bauer Trevor J., Interconnect structure for a programmable logic device.
  103. Ngai, Tony; Pedersen, Bruce; Shumarayev, Sergey; Schleicher, James; Huang, Wei-Jen; Maruri, Victor; Patel, Rakesh, Interconnection and input/output resources for programable logic integrated circuit devices.
  104. Ngai, Tony; Pedersen, Bruce; Shumarayev, Sergey; Schleicher, James; Huang, Wei-Jen; Hutton, Michael; Maruri, Victor; Patel, Rakesh; Kazarian, Peter J.; Leaver, Andrew; Mendel, David W.; Park, Jim, Interconnection and input/output resources for programmable logic integrated circuit devices.
  105. Ngai, Tony; Pedersen, Bruce; Shumarayev, Sergey; Schleicher, James; Huang, Wei-Jen; Hutton, Michael; Maruri, Victor; Patel, Rakesh; Kazarian, Peter J.; Leaver, Andrew; Mendel, David W.; Park, Jim, Interconnection and input/output resources for programmable logic integrated circuit devices.
  106. Ngai,Tony; Pedersen,Bruce; Shumarayev,Sergey; Schleicher,James; Huang,Wei Jen; Hutton,Michael; Maruri,Victor; Patel,Rakesh; Kazarian,Peter J.; Leaver,Andrew; Mendel,David W.; Park,Jim, Interconnection and input/output resources for programmable logic integrated circuit devices.
  107. Ngai,Tony; Pedersen,Bruce; Shumarayev,Sergey; Schleicher,James; Huang,Wei Jen; Hutton,Michael; Maruri,Victor; Patel,Rakesh; Kazarian,Peter J.; Leaver,Andrew; Mendel,David W.; Park,Jim, Interconnection and input/output resources for programmable logic integrated circuit devices.
  108. Ngai,Tony; Pedersen,Bruce; Shumarayev,Sergey; Schleicher,James; Huang,Wei Jen; Maruri,Victor; Patel,Rakesh, Interconnection and input/output resources for programmable logic integrated circuit devices.
  109. Tony Ngai ; Bruce Pedersen ; Sergey Shumarayev ; James Schleicher ; Wei-Jen Huang ; Michael Hutton ; Victor Maruri ; Rakesh Patel ; Peter J. Kazarian ; Andrew Leaver ; David W. Mendel ; Ji, Interconnection and input/output resources for programmable logic integrated circuit devices.
  110. Lee Fung Fung, Interleaved interconnect for programmable logic array devices.
  111. Rhodes F. Matthew (Arlington MA) Raffel Jack I. (Lexington MA), Laser programmable integrated circuit.
  112. Pierce, David; Hammer, Michael; Caslis, Brian M., Logic analyzer systems and methods for programmable logic devices.
  113. Pierce, David; Hammer, Michael; Caslis, Brian M., Logic analyzer systems and methods for programmable logic devices.
  114. Pedersen Bruce B., Logic cell for programmable logic devices.
  115. Agrawal Om Prakash ; Wright Michael James ; Shen Ju, Logic device (PLD) having direct connections between configurable logic blocks (CLBs) and configurable input/output bloc.
  116. Francis B. Heile, Logic device architecture and method of operation.
  117. Heile Francis B., Logic device architecture and method of operation.
  118. Kaplinsky Cecil H. (Palo Alto CA), Logic gates with a programmable number of inputs.
  119. Cliff Richard G. ; Heile Francis B. ; Huang Joseph ; Mendel David W. ; Pedersen Bruce B. ; Sung Chiakang ; Wang Bonnie I., Logic region resources for programmable logic devices.
  120. Cliff Richard G. (Santa Clara CA) Cope L. Todd (San Jose CA) Veenstra Kerry (Concord CA) Pedersen Bruce B. (Santa Clara CA), Look up table implementation of fast carry for adders and counters.
  121. Norman Kevin A. ; Patel Rakesh H. ; Sample Stephen P. ; Butts Michael R., Look-up table based logic element with complete permutability of the inputs to the secondary signals.
  122. Norman Kevin A. ; Patel Rakesh H. ; Sample Stephen P. ; Butts Michael R., Look-up table based logic element with complete permutability of the inputs to the secondary signals.
  123. Takemura, Yasuhiko, Lookup table and programmable logic device including lookup table.
  124. Takemura, Yasuhiko, Lookup table and programmable logic device including lookup table.
  125. Takemura, Yasuhiko, Lookup table and programmable logic device including lookup table.
  126. Takemura, Yasuhiko, Lookup table and programmable logic device including lookup table.
  127. Crabill Eric J., Low-skew programmable control routing for a programmable logic device.
  128. Endo, Masami, Memory device.
  129. Lin Sharon Sheau-Pyng ; Tseng Ping-Sheng, Memory simulation system and method.
  130. Kuijsten Han, Method and apparatus for a trace buffer in an emulation system.
  131. Chen Tao Shinn ; Bui Dam Van, Method and apparatus for configurable memory emulation.
  132. Sample Stephen P. ; Bershteyn Mikhail, Method and apparatus for design verification using emulation and simulation.
  133. Langhammer,Martin; Steinke,Gregory R.; Schlacter,Guy R.; Neidermeier,Bernd, Method and apparatus for protecting designs in SRAM-based programmable logic devices.
  134. Langhammer, Martin, Method and apparatus for protecting designs in SRAM-based programmable logic devices and the like.
  135. Pani, Peter M.; Ting, Benjamin S., Method and apparatus for universal program controlled bus architecture.
  136. Pani,Peter M.; Ting,Benjamin S., Method and apparatus for universal program controlled bus architecture.
  137. Takemura, Yasuhiko, Method for driving semiconductor device.
  138. Kurokawa, Yoshiyuki, Method for operating programmable logic device.
  139. Kurokawa, Yoshiyuki, Method for operating programmable logic device.
  140. Butts Michael R. ; Batcheller Jon A., Method for performing simulation using a hardware logic emulation system.
  141. Vorbach, Martin; May, Frank; Weinhardt, Markus; Cardoso, Joao Manuel Paiva, Method for processing data.
  142. Wicker, Jr., David J., Method of optimizing routing in a programmable logic device.
  143. Vorbach, Martin; Baumgarte, Volker; May, Frank; Nuckel, Armin, Method of processing data with an array of data processors according to application ID.
  144. Dante, Conrad, Method of routing in a programmable logic device.
  145. Butts, Michael R.; Batcheller, Jon A., Method of using electronically reconfigurable logic circuits.
  146. Vorbach, Martin; Baumgarte, Volker, Methods and devices for treating and processing data.
  147. Daniele Vincenzo,ITX, Monolithically integrated programmable device having elementary modules connected electrically by means of memory cells of the flash type.
  148. Khalid, Mohammed A. S.; Rose, Jonathan, Multi-logic device systems having partial crossbar and direct interconnection architectures.
  149. Vorbach, Martin; Baumgarte, Volker; May, Frank; Nuckel, Armin, Multi-processor bus and cache interconnection system.
  150. Vorbach, Martin, Multi-processor with selectively interconnected memory units.
  151. Reddy, Srinivas; Jefferson, David; Lane, Christopher F.; Santurkar, Vikram; Cliff, Richard, Multiple size memories in a programmable logic device.
  152. Nance,Scott S.; Sheppard,Douglas P.; Sawyer,Nicholas J., Multiport RAM with programmable data port configuration.
  153. Vorbach, Martin, Multiprocessor having associated RAM units.
  154. Vorbach, Martin; Baumgarte, Volker, Multiprocessor having runtime adjustable clock and clock dependent power supply.
  155. Camarota Rafael C., Non-disruptive randomly addressable memory system.
  156. Sample Stephen P. ; Butts Michael R., Optimized emulation and prototyping architecture.
  157. Sample, Stephen P.; Butts, Michael R., Optimized emulation and prototyping architecture.
  158. Cliff Richard G. ; Heile Francis B. ; Huang Joseph ; Mendel David W. ; Pedersen Bruce B. ; Sung Chiakang ; Veenstra Kerry ; Wang Bonnie I., PCI-compatible programmable logic devices.
  159. Cliff Richard G. ; Huang Joseph ; Sung Chiakang ; Wang Bonnie I., PCI-compatible programmable logic devices.
  160. Cliff, Richard G.; Heile, Francis B.; Huang, Joseph; Mendel, David W.; Pendersen, Bruce B.; Sung, Chiakang; Veenstra, Kerry; Wang, Bonnie I., PCI-compatible programmable logic devices.
  161. Cliff,Richard G; Heile,Francis B; Huang,Joseph; Mendel,David W; Pedersen,Bruce B; Sung,Chiakang; Veenstra,Kerry; Wang,Bonnie I, PCI-compatible programmable logic devices.
  162. Reddy Srinivas ; Lane Christopher, PLD with split multiplexed inputs from global conductors.
  163. Dante,Conrad, Performing conditional operations in a programmable logic device.
  164. Isobe, Takashi, Processing only those that need processing among divided portions of input data and binding with unprocessed portions while allowing reconfiguration of processing logic device for next input.
  165. Vorbach, Martin, Processor arrangement on a chip including data processing, memory, and interface elements.
  166. Mendel David Wolk (Sunnyvale CA), Product term based programmable logic array devices with reduced control memory requirements.
  167. Sung Chiakang, Program compatibility recognition for a programmable logic device.
  168. Kurokawa, Yoshiyuki, Programmable LSI.
  169. Anderson David J. (Scottsdale AZ) Garrity Douglas A. (Gilbert AZ), Programmable analog array and method for configuring the same.
  170. Anderson David J. (Scottsdale AZ) Bersch Danny A. (Gilbert AZ), Programmable analog array and method for establishing a feedback loop therein.
  171. Chan Andrew K. ; Birkner John M. ; Chua Hua-Thye, Programmable application specific integrated circuit and logic cell.
  172. Chan Andrew K. (Palo Alto CA) Birkner John M. (Portola Valley CA) Chua Hua-Thye (Los Alto Hills CA), Programmable application specific integrated circuit and logic cell therefor.
  173. Chan Andrew K. (Palo Alto CA) Birkner John M. (Woodside CA) Chua Hua T. (Los Altos Hills CA), Programmable application specific integrated circuit and logic cell therefor.
  174. Chan Andrew K. ; Birkner John M. ; Chua Hua-Thye, Programmable application specific integrated circuit and logic cell therefor.
  175. Chan Andrew K. ; Birkner John M. ; Chua Hua-Thye, Programmable application specific integrated circuit and logic cell therefor.
  176. Chua Hua-Thye, Programmable application specific integrated circuit employing antifuses and methods therefor.
  177. Clinton Kim P. N. (Essex Junction VT) Gould Scott W. (South Burlington VT) Hartman Steven P. (Jericho VT) Iadanza Joseph A. (Hinesburg VT) Keyser ; III Frank R. (Colchester VT) Millham Eric E. (St. G, Programmable array interconnect network.
  178. El Gamal Abbas (Palo Alto CA) El-Ayat Khaled A. (Cupertino CA) Mohsen Amr (Saratoga CA), Programmable interconnect architecture.
  179. El Gamal Abbas A. (Palo Alto CA) El-Ayat Khaled A. (Cupertino CA) Greene Jonathan W. (Palo Alto CA) Guo Ta-Pen R. (Cupertino CA) Reyneri Justin M. (Los Altos CA), Programmable interconnect architecture.
  180. Gamal Abbas El ; El-Avat Khaled A. ; Mohsen Amr, Programmable interconnect architecture.
  181. Bertolet Allan Robert ; Clinton Kim P.N. ; Fuller Christine Marie ; Gould Scott Whitney ; Hartman Steven Paul ; Iadanza Joseph Andrew ; Keyser Frank Ray ; Millham Eric Ernest ; Reny Timothy Shawn ; W, Programmable inverter circuit used in a programmable logic cell.
  182. Cliff Richard G. ; Cope L. Todd ; Veenstra Kerry ; Pedersen Bruce B., Programmable logic array circuits comprising look up table implementation of fast carry adders and counters.
  183. Leong William W. (San Francisco CA) Cliff Richard G. (Milpitas CA) McClintock Cameron (Mountain View CA), Programmable logic array device with grouped logic regions and three types of conductors.
  184. Mendel David W., Programmable logic array devices with enhanced interconnectivity between adjacent logic regions.
  185. Mendel David W., Programmable logic array devices with enhanced interconnectivity between adjacent logic regions.
  186. McClintock Cameron ; Leong William ; Cliff Richard G. ; Ahanin Bahram, Programmable logic array devices with interconnect lines of various lengths.
  187. McClintock Cameron ; Leong William ; Cliff Richard G. ; Ahanin Bahram, Programmable logic array devices with interconnect lines of various lengths.
  188. McClintock Cameron ; Leong William ; Cliff Richard G. ; Ahanin Bahram, Programmable logic array devices with interconnect lines of various lengths.
  189. Cliff Richard G. ; Heile Francis B. ; Huang Joseph ; Lane Christopher F. ; Lee Fung Fung ; McClintock Cameron ; Mendel David W. ; Ngo Ninh D. ; Pedersen Bruce B. ; Reddy Srinivas T. ; Sung Chiakang ;, Programmable logic array integrated circuit architectures.
  190. Cliff Richard G. ; Heile Francis B. ; Sung Chiakang ; Wang Bonnie I. ; Pedersen Bruce B., Programmable logic array integrated circuit architectures.
  191. Richard G. Cliff ; Francis B. Heile ; Joseph Huang ; Christopher F. Lane ; Fung Fung Lee ; Cameron McClintock ; David W. Mendel ; Ninh D. Ngo ; Bruce B. Pedersen ; Srinivas T. Reddy ; Chiak, Programmable logic array integrated circuit architectures.
  192. Cliff Richard G. (Milpitas CA) Reddy Srinivas T. (Santa Clara CA) Raman Rina (Fremont CA) Cope L. Todd (San Jose CA) Huang Joseph (San Jose CA) Pedersen Bruce B. (San Jose CA), Programmable logic array integrated circuit devices.
  193. Cliff Richard G. ; Reddy Srinivas T. ; Jefferson David E. ; Raman Rina ; Cope L. Todd ; Lane Christopher F. ; Huang Joseph ; Heile Francis B. ; Pedersen Bruce B. ; Mendel David W. ; Lytle Craig S. ; , Programmable logic array integrated circuit devices.
  194. Cliff Richard G. ; Reddy Srinivas T. ; Raman Rina ; Cope L. Todd ; Huang Joseph ; Pedersen Bruce B., Programmable logic array integrated circuit devices.
  195. Cliff Richard G. ; Reddy Srinivas T. ; Raman Rina ; Cope L. Todd ; Huang Joseph ; Pedersen Bruce B., Programmable logic array integrated circuit devices.
  196. Cliff, Richard G.; Reddy, Srinivas T.; Jefferson, David Edward; Raman, Rina; Cope, L. Todd; Lane, Christopher F.; Huang, Joseph; Heile, Francis B.; Pedersen, Bruce B.; Mendel, David Wolk; Lytle, Crai, Programmable logic array integrated circuit devices.
  197. Richard G. Cliff ; Srinivas T. Reddy ; David Edward Jefferson ; Rina Raman ; L. Todd Cope ; Christopher F. Lane ; Joseph Huang ; Francis B. Heile ; Bruce B. Pedersen ; David Wolk Mendel ; C, Programmable logic array integrated circuit devices.
  198. Lee Fung F. (Milpitas CA) Tse John (El Cerrito CA), Programmable logic array integrated circuit devices with flexible carry chains.
  199. Cliff Richard G. ; Heile Francis B. ; Huang Joseph ; Lane Christopher F. ; Lee Fung Fung ; McClintock Cameron ; Mendel David W. ; Ngo Ninh D. ; Pedersen Bruce B. ; Reddy Srinivas T. ; Sung Chiakang ;, Programmable logic array integrated circuit devices with interleaved logic array blocks.
  200. Cliff Richard G. ; Heile Francis B. ; Huang Joseph ; Mendel David W. ; Pedersen Bruce B. ; Sung Chiakang ; Veenstra Kerry ; Wang Bonnie I., Programmable logic array integrated circuit devices with interleaved logic array blocks.
  201. Cliff Richard G. (Milpitas CA) Cope L. Todd (San Jose CA) McClintock Cameron R. (Mountain View CA) Leong William (San Francisco CA) Watson James A. (Santa Clara CA) Huang Joseph (San Jose CA) Ahanin , Programmable logic array integrated circuits.
  202. Cliff Richard G. ; Cope L. Todd ; Mc Clintock Cameron R. ; Leong William ; Watson James A. ; Huang Joseph ; Ahanin Bahram, Programmable logic array integrated circuits.
  203. Cliff Richard G. ; Cope L. Todd ; Mc Clintock Cameron R. ; Leong William ; Watson James A. ; Huang Joseph ; Ahanin Bahram, Programmable logic array integrated circuits.
  204. Cliff Richard G. ; Cope L. Todd ; Mc Clintock Cameron R. ; Leong William ; Watson James A. ; Huang Joseph ; Ahanin Bahram, Programmable logic array integrated circuits.
  205. Cliff Richard G. ; Cope L. Todd ; Mc Clintock Cameron R. ; Leong William ; Watson James A. ; Huang Joseph ; Ahanin Bahram, Programmable logic array integrated circuits.
  206. Cliff Richard G. ; Cope L. Todd ; McClintock Cameron R. ; Leong William ; Watson James A. ; Huang Joseph ; Ahanin Bahram, Programmable logic array integrated circuits.
  207. Cliff Richard G. ; Cope L. Todd ; McClintock Cameron R. ; Leong William ; Watson James A. ; Huang Joseph ; Ahanin Bahram, Programmable logic array integrated circuits.
  208. Cliff Richard G. ; Cope L. Todd ; McClintock Cameron R. ; Leong William ; Watson James A. ; Huang Joseph ; Ahanin Bahram, Programmable logic array integrated circuits.
  209. Cliff, Richard G.; Ahanin, Bahram; Lytle, Craig Schilling; Heile, Francis B.; Pedersen, Bruce B.; Veenstra, Kerry, Programmable logic array integrated circuits.
  210. Cliff, Richard G.; Cope, L. Todd; Mc Clintock, Cameron R.; Leong, William; Watson, James A.; Huang, Joseph; Ahanin, Bahram, Programmable logic array integrated circuits.
  211. Lee Fung Fung ; Cliff Richard G. ; Cope L. Todd,MYX ; McClintock Cameron R. ; Leong William ; Watson James A. ; Huang Joseph ; Ahanin Bahram, Programmable logic array integrated circuits.
  212. Richard G. Cliff ; Cameron McClintock ; William Leong, Programmable logic array integrated circuits with blocks of logic regions grouped into super-blocks.
  213. Pedersen Bruce B., Programmable logic array integrated circuits with enhanced cascade.
  214. Pedersen Bruce B., Programmable logic array integrated circuits with enhanced cascade.
  215. Reddy Srinivas T. (Santa Clara CA) Sung Chiakang (Milpitas CA) Wang Bonnie I-Keh (Cupertino CA), Programmable logic array integrated circuits with improved interconnection conductor utilization.
  216. Leong William (San Francisco CA) McClintock Cameron (Mountain View CA) Cliff Richard G. (Milpitas CA), Programmable logic array integrated circuits with interconnection conductors of overlapping extent.
  217. Cliff Richard G. ; Reddy Srinivas T. ; Jefferson David E. ; Raman Rina ; Cope L. Todd ; Lane Christopher F. ; Huang Joseph ; Heile Francis B. ; Pedersen Bruce B. ; Mendel David W. ; Lytle Craig S. ; , Programmable logic array intergrated circuit devices.
  218. Bertolet Allan Robert ; Clinton Kim P. N. ; Fuller Christine Marie ; Gould Scott Whitney ; Hartman Steven Paul ; Iadanza Joseph Andrew ; Keyser Frank Ray ; Millham Eric Ernest ; Reny Timothy Shawn ; , Programmable logic cell.
  219. Furtek Frederick C. (32 Hamilton Rd. ; Apt. 206 Arlington MA 02174), Programmable logic cell and array.
  220. Furtek Frederick C. (Arlington MA), Programmable logic cell and array.
  221. Kaplinsky Cecil H. (Palo Alto CA), Programmable logic device.
  222. Keida Hisaya (Chiba JPX), Programmable logic device.
  223. Kurokawa, Yoshiyuki, Programmable logic device.
  224. Kurokawa, Yoshiyuki, Programmable logic device.
  225. Yamazaki, Shunpei; Kurokawa, Yoshiyuki, Programmable logic device.
  226. Cliff Richard G. ; Heile Francis B. ; Huang Joseph ; Lee Fung Fung ; McClintock Cameron ; Mendel David W. ; Pedersen Bruce B. ; Reddy Srinivas T. ; Sung Chiakang ; Veenstra Kerry ; Wang Bonnie I., Programmable logic device architectures.
  227. Jefferson, David E.; McClintock, Cameron; Schleicher, James; Lee, Andy L.; Mejia, Manuel; Pedersen, Bruce B.; Lane, Christopher F.; Cliff, Richard G.; Reddy, Srinivas T., Programmable logic device architectures with super-regions having logic regions and a memory region.
  228. David E. Jefferson ; Cameron McClintock ; James Schleicher ; Andy L. Lee ; Manuel Mejia ; Bruce B. Pederson ; Christopher F. Lane ; Richard G. Cliff ; Srinivas T. Reddy, Programmable logic device architectures with super-regions having logic regions and memory region.
  229. Tony K. Ngai ; Rakesh H. Patel ; Srinivas T. Reddy ; Richard G. Cliff, Programmable logic device having embedded dual-port random access memory configurable as single-port memory.
  230. Sakamoto Makoto (Chiba JPX), Programmable logic device having programmable wiring for connecting adjacent programmable logic elements through a singl.
  231. Reddy Srinivas T. ; Lane Christopher F. ; Mejia Manuel, Programmable logic device memory array circuit having combinable single-port memory arrays.
  232. Reddy Srinivas T. ; Lane Christopher F. ; Mejia Manuel, Programmable logic device memory array circuit having combinable single-port memory arrays.
  233. Lee Andy L. ; Cliff Richard G. ; Jefferson David ; McClintock Cameron ; Altaf Kurosu R., Programmable logic device with enhanced multiplexing capabilities in interconnect resources.
  234. Lee Andy L. ; Cliff Richard G. ; Jefferson David ; McClintock Cameron ; Altaf Kurosu R., Programmable logic device with enhanced multiplexing capabilities in interconnect resources.
  235. Masui, Shoichi; Oura, Michiya; Ninomiya, Tsuzumi; Yokozeki, Wataru; Mukaida, Kenji, Programmable logic device with ferroelectric configuration memories.
  236. Kaplinsky Cecil H. (Palo Alto CA), Programmable logic device with ganged output pins.
  237. Reddy Srinivas T. ; Cliff Richard G. ; Lane Christopher F. ; Zaveri Ketan H. ; Mejia Manuel M. ; Jefferson David ; Pedersen Bruce B. ; Lee Andy L., Programmable logic device with hierarchical interconnection resources.
  238. Reddy Srinivas T. ; Cliff Richard G. ; Lane Christopher F. ; Zaveri Ketan H. ; Mejia Manuel M. ; Jefferson David ; Pedersen Bruce B. ; Lee Andy L., Programmable logic device with hierarchical interconnection resources.
  239. Reddy, Srinivas T.; Cliff, Richard G.; Lane, Christopher F.; Zaveri, Ketan H.; Mejia, Manuel M.; Jefferson, David; Pedersen, Bruce B.; Lee, Andy L., Programmable logic device with hierarchical interconnection resources.
  240. Reddy, Srinivas T.; Cliff, Richard G.; Lane, Christopher F.; Zaveri, Ketan H.; Mejia, Manuel M.; Jefferson, David; Pedersen, Bruce B.; Lee, Andy L., Programmable logic device with hierarchical interconnection resources.
  241. Srinivas T. Reddy ; Richard G. Cliff ; Christopher F. Lane ; Ketan H. Zaveri ; Manuel M. Mejia ; David Jefferson ; Bruce B. Pedersen ; Andy L. Lee, Programmable logic device with hierarchical interconnection resources.
  242. Craig S. Lytle ; Kerry S. Veenstra, Programmable logic device with highly routable interconnect.
  243. Lytle Craig S. ; Veenstra Kerry S., Programmable logic device with highly routable interconnect.
  244. Lytle Craig S. ; Veenstra Kerry S. ; Heile Francis B., Programmable logic device with highly routable interconnect.
  245. Khong James C. K. (San Jose CA) Mueller Wendey E. (Fremont CA) Yu Joe (Palo Alto CA) Berger Neal (Cupertino CA) Gudger Keith H. (Soquel CA) Gongwer Geoffrey S. (Campbell CA), Programmable logic device with regional and universal signal routing.
  246. Andy L. Lee ; Christopher F. Lane ; Bruce B. Pedersen, Programmable logic devices with enhanced multiplexing capabilities.
  247. Lee Andy L. ; Lane Christopher F. ; Pedersen Bruce B., Programmable logic devices with enhanced multiplexing capabilities.
  248. Lee Andy L. ; Lane Christopher F. ; Pedersen Bruce B., Programmable logic devices with enhanced multiplexing capabilities.
  249. Kaplinsky Cecil H. (Palo Alto CA), Programmable logic expander.
  250. El Ayat Khaled A. (Cupertino CA) Bakker Gregory W. (Sunnyvale CA) Lien Jung-Cheun (San Jose CA) Plants William C. (Santa Clara CA) Kaptanoglu Sinan (San Carlos CA) Gopisetty Runip (Los Gatos CA) Chan, Programmable logic module and architecture for field programmable gate array device.
  251. Gardner Robert M. ; Hallmark Jerald A. ; Marshall Daniel S. ; Ooms William J., Programmable switch matrix and method of programming.
  252. Sung Chiakang ; Chang Wanli ; Huang Joseph ; Cliff Richard G. ; Cope L. Todd ; Leong ; deceased William ; Leong ; legal representative by Louis, Programming and verification address generation for random access memory blocks in programmable logic array integrated circuit devices.
  253. Ahrens Michael G. (Sunnyvale CA), Ram-logic tile for field programmable gate arrays.
  254. Freeman Richard D. (San Carlos CA), Random access memory (RAM) based configurable arrays.
  255. Réblewski, Frédéric; LePape, Olivier V., Reconfigurable circuit with redundant reconfigurable cluster(s).
  256. Réblewski,Frédéric, Reconfigurable circuit with redundant reconfigurable cluster(s).
  257. Reblewski, Frederic; Lepape, Olivier, Reconfigurable integrated circuit with a scalable architecture.
  258. Barbier, Jean; LePape, Olivier; Reblewski, Frederic, Reconfigurable integrated circuit with integrated debugging facilities and scalable programmable interconnect.
  259. Reblewski, Frederic; Lepaps, Olivier; Barbier, Jean, Regionally time multiplexed emulation system.
  260. Reblewski,Frederic; LePape,Olivier; Barbier,Jean, Regionally time multiplexed emulation system.
  261. Crotty, Patrick J.; Huang, Jinsong Oliver, Repeater for buffering a signal on a long data line of a programmable logic device.
  262. Ochotta Emil S. ; Wieland Douglas P., Routing architecture using a direct connect routing mesh.
  263. Vest,William Bradley; Leventis,Paul, Routing architecture with high speed I/O bypass path.
  264. Pedersen Bruce B., Routing in programmable logic devices using shared distributed programmable logic connectors.
  265. Réblewski, Frédéric, Runtime reconfiguration of reconfigurable circuits.
  266. R챕blewski,Fr챕d챕ric, Runtime reconfiguration of reconfigurable circuits.
  267. Langhammer, Martin; Schleicher, II, James G., Security core using soft key.
  268. Austin Kenneth (Northwich GBX), Semi-conductor integrated circuits/systems.
  269. Bjorklund, Nora; Aoki, Takeshi; Kurokawa, Yoshiyuki, Semiconductor device.
  270. Ikeda, Takayuki; Kurokawa, Yoshiyuki, Semiconductor device.
  271. Kaeriyama, Shunichi; Mizuno, Masayuki, Semiconductor device.
  272. Matsuzaki, Takanori, Semiconductor device.
  273. Matsuzaki, Takanori, Semiconductor device.
  274. Yamamoto, Yoshitaka; Kato, Kiyoshi, Semiconductor device.
  275. Yamazaki, Shunpei, Semiconductor device.
  276. Yamazaki, Shunpei, Semiconductor device.
  277. Nagatsuka, Shuhei, Semiconductor device and driving method thereof.
  278. Yamamoto, Yoshitaka; Kato, Kiyoshi, Semiconductor device and method for driving the same.
  279. Fujita, Masashi; Shionoiri, Yutaka; Kato, Kiyoshi; Kobayashi, Hidetomo, Semiconductor device with a storage circuit having an oxide semiconductor.
  280. Yano Kazuo,JPX ; Sasaki Yasuhiko,JPX, Semiconductor integrated logic circuit device using a pass transistor.
  281. Yano, Kazuo; Sasaki, Yasuhiko, Semiconductor integrated logic circuit device using a pass transistor.
  282. Isobe, Takashi, Series and parallel operation of reconfigurable circuits with selection and timing buffers assembly for processing and binding divided data portions in matched timing.
  283. Wang Steven ; Tseng Ping-Sheng ; Lin Sharon Sheau-Pyng ; Tsay Ren-Song ; Sun Richard Yachyang ; Shen Quincy Kun-Hsu ; Tsai Mike Mon Yen, Simulation server system and method.
  284. Tseng Ping-Sheng ; Lin Sharon Sheau-Pyng ; Shen Quincy Kun-Hsu ; Sun Richard Yachyang ; Tsai Mike Mon Yen ; Tsay Ren-Song ; Wang Steven, Simulation/emulation system and method.
  285. Poret Mark (Phoenix AZ), Software programmable logic array utilizing “and”and “or”gates.
  286. Wicker, Jr., David J., State machine in a programmable logic device.
  287. Andy Lee, Static random access memory circuits.
  288. Lee Andy, Static random access memory circuits.
  289. Papamarcos Mark Stanley ; Read Andrew Jefferson ; Heideman Wayne Phillip ; Mardjuki Robert Kristianto ; Couch Robert Kimberly ; Jaeger Peter Ralph ; Kappauf William Fitch ; Rudin Melvin ; Kelly Norma, System for and method of connecting a hardware modeling element to a hardware modeling system.
  290. Furtek Frederick C. (Arlington MA), System for programming graphically a programmable, asynchronous logic cell and array.
  291. Bocchino Vincent T., Technique for preconditioning I/Os during reconfiguration.
  292. Bocchino Vincent T., Technique for preconditioning I/Os during reconfiguration.
  293. Cliff Richard G. ; Reddy Srinivas T. ; Papaliolios Andreas, Techniques for programming programmable logic array devices.
  294. Cliff Richard G. ; Reddy Srinivas T. ; Veenstra Kerry ; Papaliolios Andreas ; Sung Chiakang ; Terrill Richard Shaw ; Raman Rina ; Bielby Robert Richard Noel, Techniques for programming programmable logic array devices.
  295. Richard G. Cliff ; Srinivas T. Reddy ; Kerry Veenstra ; Andreas Papaliolios ; Chiakang Sung ; Richard Shaw Terrill ; Rina Raman ; Robert Richard Noel Bielby, Techniques for programming programmable logic array devices.
  296. Veenstra Kerry (San Jose CA) Bielby Robert Richard Noel (Pleasonton CA), Techniques for programming programmable logic array devices.
  297. Ochotta Emil S., Template-based simulated annealing move-set that improves FPGA architectural feature utilization.
  298. Cruz, Arnold Abrera; Simmons, Randy J., Test methodology for direct interconnect with multiple fan-outs.
  299. Leedy, Glenn J, Three dimension structure memory.
  300. Leedy, Glenn J, Three dimensional memory structure.
  301. Leedy, Glenn J, Three dimensional memory structure.
  302. Leedy, Glenn J, Three dimensional structure memory.
  303. Leedy, Glenn J, Three dimensional structure memory.
  304. Tseng Ping-Sheng ; Lin Sharon Sheau-Ping ; Shen Quincy Kun-Hsu, Timing-insensitive glitch-free logic system and method.
  305. Pedersen Bruce B., Tri-Statable input/output circuitry for programmable logic.
  306. Pedersen Bruce B., Tri-statable input/output circuitry for programmable logic.
  307. Steele Randy C. (Southlake TX), User-writable random access memory logic block for programmable logic devices.
  308. Sung Chiakang ; Chang Wanli ; Huang Joseph ; Cliff Richard G., Variable depth and width memory device.
  309. Sung, Chiakang; Chang, Wanli; Huang, Joseph; Cliff, Richard G.; Cope, L. Todd; McClintock, Cameron R.; Leong, William; Watson, James A.; Ahanin, Bahram, Variable depth and width memory device.
  310. Pedersen Bruce B., Variable depth memories for programmable logic devices.
  311. Dante, Conrad; Rutledge, David Lee; Wicker, Jr., David J., Vector routing in a programmable logic device.
  312. Pedersen,Bruce B, Versatile RAM for a programmable logic device.
  313. Pedersen,Bruce B, Versatile RAM for programmable logic device.
  314. Leedy,Glenn J., Vertical system integration.
  315. Freidin Philip M., Virtual high density programmable integrated circuit having addressable shared memory cells.
  316. New Bernard J. ; Young Steven P. ; Bapat Shekhar ; Chaudhary Kamal ; Bauer Trevor J. ; Iwanczuk Roman, Wide logic gate implemented in an FPGA configurable logic element.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로