$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Computer providing flexible processor extension, flexible instruction set extension, and implicit emulation for upward s 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-009/00
출원번호 US-0790570 (1985-10-23)
발명자 / 주소
  • Lee Ruby B. (Cupertino CA) Mahon Michael J. (San Jose CA)
출원인 / 주소
  • Hewlett-Packard Company (Palo Alto CA 02)
인용정보 피인용 횟수 : 41  인용 특허 : 0

초록

A computer and an instruction set are presented which allow for a number of assists to be easily incorporated into the computer, and which allow for an instruction set extension. The computer is designed to support instructions which move data between an assist and a location, although an assist\s o

대표청구항

A computing device, comprising: a bus which carries data; an assist, which can be coupled to the bus and which can be uncoupled from the bus, including a first functional means for executing an assist instruction; a main processor, coupled to the bus, including a second functional means for executin

이 특허를 인용한 특허 (41)

  1. Wilhelm Neil C. (Menlo Park CA) Leonard Judson S. (Waban MA), Apparatus and method for a pipelined central processing unit in a data processing system.
  2. Wilhelm Neil C. (Menlo Park CA) Leonard Judson S. (Waban MA), Apparatus and method for synchronization of a coprocessor unit in a pipelined central processing unit.
  3. Winter Marco,DEX, Apparatus for processing a sequence of control commands as well as a method for generating a sequence of control commands, and storage medium for storing control commands.
  4. Adams,Phillip M., CPU life-extension apparatus and method.
  5. Nakayama Takashi (Tokyo JPX), Coprocessor having a slave processor capable of checking address mapping.
  6. Morris,Chris, Data processor with enhanced instruction execution and method.
  7. Nagaraj Ravi ; Solomon Gary A., Device to assist software emulation of hardware functions.
  8. Hum, Herbert; Sprangle, Eric; Carmean, Doug; Kumar, Rajesh, Distribution of tasks among asymmetric processing elements.
  9. Hum, Herbert; Sprangle, Eric; Carmean, Doug; Kumar, Rajesh, Distribution of tasks among asymmetric processing elements.
  10. Hum, Herbert; Sprangle, Eric; Carmean, Doug; Kumar, Rajesh, Distribution of tasks among asymmetric processing elements.
  11. Hum, Herbert; Sprangle, Eric; Carmean, Douglas; Kumar, Rajesh, Distribution of tasks among asymmetric processing elements.
  12. Hum, Herbert; Sprangle, Eric; Carmean, Douglas; Kumar, Rajesh, Distribution of tasks among asymmetric processing elements.
  13. Hum, Herbert; Sprangle, Eric; Carmean, Douglas; Kumar, Rajesh, Distribution of tasks among asymmetric processing elements.
  14. Sprangle, Eric; Carmean, Doug; Kumar, Rajesh, Distribution of tasks among asymmetric processing elements.
  15. Blomgren James S. ; Richter David E., Dual-instruction-set architecture CPU with hidden software emulation mode.
  16. Luk, Wayne; Cheung, Peter Y. K.; Seng, Shay Ping, Flexible instruction processor systems and methods.
  17. Sinha, Navendu; Jordan, William Charles; Moyer, Bryon Irwin; Fricke, Stephen John Joseph; Attias, Roberto; Deshpande, Akash Renukadas; Gupta, Vineet; Sonakiya, Shobhit, Generating hardware accelerators and processor offloads.
  18. Sinha, Navendu; Jordan, William Charles; Moyer, Bryon Irwin; Fricke, Stephen John Joseph; Attias, Roberto; Deshpande, Akash Renukadas; Gupta, Vineet; Sonakiya, Shobhit, Hardware accelerator test harness generation.
  19. Thusoo Shalesh (Milpitas CA) Sajjadian Farnad (Sunnyvale CA) Kohli Jaspal (Sunnyvale CA) Patkar Niteen A. (Sunnyvale CA), Hardware support for fast software emulation of unimplemented instructions.
  20. Latta, David, Memory interface and method of interfacing between functional entities.
  21. Latta, David, Memory interface and method of interfacing between functional entities.
  22. Latta, David, Memory interface and method of interfacing between functional entities.
  23. Priem Curtis (Fremont CA) Malachowsky Chris (Santa Clara CA) McIntyre Bruce (Cupertino CA) Moffat Guy (Palo Alto CA), Method and apparatus for allowing computer circuitry to function with updated versions of computer software.
  24. Moyer,William C.; Arends,John; Scott,Jeffrey W., Method and apparatus for interfacing a processor to a coprocessor.
  25. Hakewill,James Robert Howard; Sanders,John, Method and apparatus for jump control in a pipelined processor.
  26. Hakewill, James Robert Howard; Khan, Mohammed Noshad; Plowman, Edward, Method and apparatus for managing the configuration and functionality of a semiconductor design.
  27. Talati Kiritkumar (Sunnyvale TX) Lackie C. Willard (Richardson TX), Method for providing a virtual execution environment on a target computer using a virtual software machine.
  28. Fuhler, Richard A.; Pennello, Thomas J.; Jalkut, Michael Lee; Warnes, Peter, Methods and apparatus for compiling instructions for a data processor.
  29. Fuhler,Richard A.; Pennello,Thomas J.; Jalkut,Michael Lee; Warnes,Peter, Methods and apparatus for compiling instructions for a data processor.
  30. Barry, Edwin F.; Pechanek, Gerald G.; Strube, David Carl, Methods and apparatus for providing context switching between software tasks with reconfigurable control.
  31. Barry,Edwin Franklin; Pechanek,Gerald George; Strube,David, Methods and apparatus for providing context switching between software tasks with reconfigurable control.
  32. Hum, Herbert; Sprangle, Eric; Carmean, Doug; Kumar, Rajesh, Migrating execution of thread between cores of different instruction set architecture in multi-core processor and transitioning each core to respective on / off power state.
  33. Jahagirdar, Sanjeev S.; George, Varghese; Sodhi, Inder, Migrating threads between asymmetric cores in a multiple core processor.
  34. Scalzi Casper Anthony ; Schwarz Eric Mark ; Starke William John ; Urquhart James Robert ; Westcott Douglas Wayne, Preprocessing of stored target routines for controlling emulation of incompatible instructions on a target processor and utilizing target processor feedback for controlling non-sequential incompatibl.
  35. Cumplido,Rene; Goodall,Roger; Jones,Simon, Processor apparatus and methods optimized for control applications.
  36. Wang, Perry; Collins, Jamison; Wang, Hong, Processor for enabling inter-sequencer communication following lock competition and accelerator registration.
  37. Annicchiarico Richard Francis ; Chesler Robert Todd ; Jamison Alan Quentin, Server extension for a computer system.
  38. Blomgren James S. (San Jose CA) Richter David E. (Milpitas CA) Brashears Cheryl Senter (Cupertino CA), Shared floating-point registers and register port-pairing in a dual-architecture CPU.
  39. Nunomura Yasuhiro (Itami JPX), Software trap system which saves previous content of software trap handling pointer in a stack upon execution of a trap.
  40. De Oliveira Kastrup Pereira, Bernardo; Bink, Adrianus J.; Hoogerbrugge, Jan, System for executing computer program using a configurable functional unit, included in a processor, for executing configurable instructions having an effect that are redefined at run-time.
  41. Hum, Herbert; Sprangle, Eric; Carmean, Doug; Kumar, Rajesh, Systems and methods for migrating processes among asymmetrical processing cores.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로