$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Adaptive instruction processing by array processor having processor identification and data dependent status registers i 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-015/00
출원번호 US-0839311 (1986-03-13)
발명자 / 주소
  • Li Hungwen (Pleasantville NY) Wang Ching-Chy (Fishkill NY)
출원인 / 주소
  • International Business Machines Corporation (Armonk NY 02)
인용정보 피인용 횟수 : 59  인용 특허 : 14

초록

Equipping individual processing elements with an instruction adapter provides an array processor with adaptive spatial-dependent and data-dependent processing capability. The instruction becomes variable, at the processing element level, in response to spatial and data parameters of the data stream.

대표청구항

An array processor having a control unit with instruction issuing capability and having an array of individual processing elements for processing data according to instructions applied simultaneously to processing elements by the control unit, each processing element having input means, processing m

이 특허에 인용된 특허 (14)

  1. Culler Glenn J. (Santa Barbara CA), Array processor with parallel operations per instruction.
  2. Sternberg Stanley R. (Ann Arbor MI) Lougheed Robert M. (Ann Arbor MI), Bit enable circuitry for an image analyzer system.
  3. Finnila Charles A. (Los Angeles CA), Cooperative-word linear array parallel processor.
  4. Potash Hanan (La Jolla CA) Levin Burton L. (San Diego CA) Genter Melvyn E. (San Diego CA), Flexible computer architecture using arrays of standardized microprocessors customized for pipeline and parallel operati.
  5. Dargel William O. (Ann Arbor MI) Lougheed Robert M. (Ann Arbor MI) McCubbrey David L. (Ann Arbor MI), Image analyzer with common data/instruction bus.
  6. Administration, with respect to an invention of; Fung, Lai-Wo, Massively parallel processor computer.
  7. Lorie Raymond A. (San Jose CA) Strong ; Jr. Hovey R. (San Jose CA), Method for conditional branch execution in SIMD vector processors.
  8. Lougheed, Robert M., Neighborhood image processing stage for implementing filtering operations.
  9. Sternberg Stanley R. (1606 Hillridge Ann Arbor MI 48103) Dargel William O. (90 W. Joy Rd. Ann Arbor MI 48105) Lougheed Robert M. (1206 Wines Dr. Ann Arbor MI 48103) McCubbrey David L. (125 W. Hoover , Neighborhood transformation logic circuitry for an image analyzer system.
  10. Barnes George H. (Wayne PA), Partitionable parallel processor.
  11. Holsztynski Wlodzimierz (Ann Arbor MI) Wilson Stephen S. (Ann Arbor MI), Pipeline processor.
  12. Eaton John R. (Salford GB2), Pipelined data processing system with centralized microprogram control.
  13. Faber, Ulbe; Davis, Robert L.; Fisher, David A.; McGonagle, Joseph D., Polymorphic programmable units employing plural levels of sub-instruction sets.
  14. Propst Franklin M. (Urbana IL), Random access read/write unit.

이 특허를 인용한 특허 (59)

  1. Collins Clive Allan ; Dapp Michael Charles ; Dieffenderfer James Warren ; Kuchinski David Christopher ; Knowles Billy Jack ; Nier Richard Edward ; Retter Eric Eugene ; Richardson Robert Reist ; Rolfe, APAP I/O programmable router.
  2. Chin Danny ; Peters ; Jr. Joseph Edward ; Taylor ; Jr. Herbert Hudson, Advanced massively parallel computer with a secondary storage device coupled through a secondary storage interface.
  3. Barker Thomas Norman ; Collins Clive Allan ; Dapp Michael Charles ; Dieffenderfer James Warren ; Grice Donald George ; Kogge Peter Michael ; Kuchinski David Christopher ; Knowles Billy Jack ; Lesmeis, Advanced parallel array processor (APAP).
  4. Barker Thomas Norman ; Collins Clive Allan ; Dapp Michael Charles ; Dieffenderfer James Warren ; Grice Donald George ; Kogge Peter Michael ; Kuchinski David Christopher ; Knowles Billy Jack ; Lesmeis, Advanced parallel array processor (APAP).
  5. Barker Thomas N. (Vestal NY) Collins Clive A. (Poughkeepsie NY) Dapp Michael C. (Endwell NY) Dieffenderfer James W. (Owego NY) Grice Donald G. (Kingston NY) Knowles Billy J. (Kingston NY) Lesmeister , Advanced parallel array processor I/O connection.
  6. Dapp Michael C. (Endwell NY) Barker Thomas N. (Vestal NY) Dieffenderfer James W. (Owego NY) Knowles Billy J. (Kingston NY) Lesmeister Donald M. (Vestal NY) Nier Richard E. (Apalachin NY) Rolfe David , Advanced parallel processor including advanced support hardware.
  7. Chin Danny (West Windsor Township ; Mercer County NJ) Peters ; Jr. Joseph E. (East Brunswick NJ) Taylor ; Jr. Herbert H. (Hopewell Township ; Mercer County NJ), Apparatus for alternately activating a multiplier and a match unit.
  8. Mitu,Bogdan; Stefan,Gheorghe; Tomescu,Dan, Array of Boolean logic controlled processing elements with concurrent I/O processing and instruction sequencing.
  9. Takahashi Junichi (Kanagawa JPX) Hattori Sanshiro (Kanagawa JPX) Kimura Takashi (Kanagawa JPX) Iwata Atsushi (Kanagawa JPX), Array processor and control method thereof.
  10. Wilkinson Paul A. (Apalachin NY) Kogge Peter M. (Endicott NY), Array processor dotted communication network based on H-DOTs.
  11. Dieffenderfer James Warren ; Kogge Peter Michael ; Wilkinson Paul Amba ; Schoonover Nicholas Jerome, Associative parallel processing system.
  12. Wilkinson Paul Amba ; Dieffenderfer James Warren ; Kogge Peter Michael ; Schoonover Nicholas Jerome, Autonomous SIMD/MIMD processor memory elements.
  13. Wilson, Sophie, Conditional execution with multiple destination stores.
  14. Gonzalez, Ricardo E.; Rudell, Richard L.; Ghosh, Abhijit; Wang, Albert R., Configuring a multi-processor system.
  15. Wilkinson Paul Amba ; Barker Thomas Norman ; Dieffenderfer James Warren ; Kogge Peter Michael ; Lesmeister Donald Michael ; Richardson Robert Reist ; Smoral Vincent John, Controller for a SIMD/MIMD array having an instruction sequencer utilizing a canned routine library.
  16. Gold, Jr.,V. Edward, Digital image enhancement using successive zoom images.
  17. Pechanek Gerald G. ; Larsen Larry D. ; Glossner Clair John ; Vassiliaadis Stamatis,NLX, Distributed processing array with component processors performing customized interpretation of instructions.
  18. Seki Hajime,JPX, Electronic computer system and processor element for processing in a data driven manner using reverse polish notation.
  19. Krishnan,Sivaram, Execution time modification of instruction emulation parameters.
  20. Johnson, Scott D., Extension adapter.
  21. Barker Thomas Norman ; Collins Clive Allan ; Dapp Michael Charles ; Dieffenderfer James Warren ; Knowles Billy Jack ; Lesmeister Donald Michael ; Miles Richard Ernest ; Nier Richard Edward ; Richards, Fully distributed processing memory element.
  22. Shu David B. (Canoga Park CA) Nash James G. (Los Angeles CA), Gated architecture for computer vision machine.
  23. Sutha Surachai ; Long Dan T., Image compression/expansion using parallel decomposition/recomposition.
  24. Pickett James K. ; Christie David S., Instruction redefinition using model specific registers.
  25. Williams,Kenneth Mark; Johnson,Scott Daniel; McNamara,Bruce Saylors; Wang,Albert RenRui, Instruction set for efficient bit stream and byte stream I/O.
  26. Patel, Mukesh K., Java hardware accelerator using microcode engine.
  27. Patel,Mukesh K., Java hardware accelerator using microcode engine.
  28. Patel, Mukesh K.; Raval, Udaykumar R.; Vyas, Harihar J., Java hardware accelerator using thread manager.
  29. Patel Mukesh K. ; Kamdar Jay ; Ranganath V. R., Java virtual machine hardware for RISC and CISC processors.
  30. Patel, Mukesh K; Kamdar, Jay; Ranganath, Veeraganti R., Java virtual machine hardware for RISC and CISC processors.
  31. Patel,Mukesh K.; Kamdar,Jay; Ranganath,V. R., Java virtual machine hardware for RISC and CISC processors.
  32. Gonzalez,Ricardo E.; Johnson,Scott; Taylor,Derek, Long instruction word processing with instruction extensions.
  33. Pechanek Gerald G. ; Revilla Juan G., Merged array controller and processing element.
  34. Pechanek, Gerald G.; Revilla, Juan G., Merged control/process element processor for executing VLIW simplex instructions with SISD control/SIMD process mode bit.
  35. Stein, Yosef; Kablotsky, Joshua, Method and apparatus for accelerating processing of a non-sequential instruction stream on a processor with multiple compute units.
  36. White James E. ; Griesser Kenneth P., Method and apparatus for providing an optimized compare-and-branch instruction.
  37. White James E. ; Griesser Kenneth P., Method and apparatus for providing an optimized compare-and-branch instruction.
  38. Dickol John Edward ; Drerup Bernard Charles, Method and system for executing a non-native mode-sensitive instruction within a computer system.
  39. Thomas L. Drabenstott ; Gerald G. Pechanek ; Edwin F. Barry ; Charles W. Kurak, Jr., Methods and apparatus to support conditional execution in a VLIW-based array processor with subword execution.
  40. Moreton, Henry Packard; de Waal, Abraham B., Multiprocessor computing systems with heterogeneous processors.
  41. Barker Thomas Norman ; Collins Clive Allan ; Dapp Michael Charles ; Dieffenderfer James Warren ; Knowles Billy Jack ; Rolfe David Bruce, N-dimensional modified hypercube.
  42. Knowles Billy J. (Kingston NY) Collins Clive A. (Poughkeepsie NY) Desnoyers Christine M. (Pine Bush NY) Grice Donald G. (Kingston NY) Rolfe David B. (West Hurley NY), Parallel computer system providing multi-ported intelligent memory.
  43. Wilkinson Paul Amba ; Dieffenderfer James Warren ; Kogge Peter Michael ; Schoonover Nicholas Jerome, Parallel processing system having asynchronous SIMD processing and data parallel coding.
  44. Yamaura,Shinichi; Hara,Kazuhiko; Katayama,Takao; Iwanaga,Kazuhiko; Takafuji,Hiroshi, Parallel processor and image processing apparatus adapted for nonlinear processing through selection via processor element numbers.
  45. Aoyama Tomoo (Hadano JPX) Murayama Hiroshi (Hadano JPX), Parallel processor system having control processor and array control apparatus for selectively activating different proc.
  46. Wilkinson Paul Amba ; Dieffenderfer James Warren ; Kogge Peter Michael ; Schoonover Nicholas Jerome, Partitioning of processing elements in a SIMD/MIMD array processor.
  47. Wu Chen-Mie (2Fl. ; No. 10 ; Lane 36 ; Sec. 3 ; Hsing Lung Road Taipei TWX), Pipelined SIMD-systolic array processor and methods thereof.
  48. Maki Gary K. (Moscow ID), Programmable data path device.
  49. Taylor James L. (Eastleigh GBX), SIMD array processor with global instruction control and reprogrammable instruction decoders.
  50. Wilkinson Paul Amba ; Dieffenderfer James Warren ; Kogge Peter Michael ; Schoonover Nicholas Jerome, SIMD/MIMD array processor with vector processing.
  51. Barker Thomas N. (Vestal NY) Collins Clive A. (Poughkeepsie NY) Dapp Michael C. (Endwell NY) Dieffenderfer James W. (Owego NY) Lesmeister Donald M. (Vestal NY) Nier Richard E. (Apalachin NY) Retter E, SIMD/MIMD processing memory element (PME).
  52. Wilkinson Paul Amba ; Dieffenderfer James Warren ; Kogge Peter Michael ; Schoonover Nicholas Jerome, SIMD/MIMD processing synchronization.
  53. Wilkinson Paul Amba ; Dieffenderfer James Warren ; Kogge Peter Michael, SIMIMD array processing system.
  54. Wilkinson Paul Amba ; Dieffenderfer James Warren ; Kogge Peter Michael ; Schoonover Nicholas Jerome, Slide bus communication functions for SIMD/MIMD array processor.
  55. Wilkinson Paul Amba ; Barker Thomas Norman ; Dieffenderfer James Warren ; Kogge Peter Michael, Slide network for an array processor.
  56. Kumar Manoj (Yorktown Heights NY) Tsao Michael Mi. (Yorktown Heights NY), System with flexible local control for modifying same instruction partially in different processor of a SIMD computer sy.
  57. Gonzalez, Ricardo E.; Wang, Albert R., Systems and methods for selecting input/output configuration in an integrated circuit.
  58. Gonzalez, Ricardo E.; Wang, Albert R.; Banta, Gareld Howard, Systems and methods for software extensible multi-processing.
  59. Patel, Mukesh K., Virtual machine hardware for RISC and CISC processors.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로