$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Method for mounting a flexible film semiconductor chip carrier on a circuitized substrate 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H05K-003/36
출원번호 US-0024491 (1987-03-11)
발명자 / 주소
  • Desai Kishor V. (Vestal NY) Kohn Harold (Endwell NY)
출원인 / 주소
  • International Business Machines Corporation (Armonk NY 02)
인용정보 피인용 횟수 : 45  인용 특허 : 11

초록

A method and apparatus are disclosed for mounting a flexible film semiconductor chip carrier on a second level electronic package, such that the flexible film of the carrier is supported substantially in a plane above the surface of the second level electronic package. The method comprises positioni

대표청구항

A method for outer lead bonding a circuitized, flexible sheet of polyimide film having a thickness of less than approximately 127.0 micrometers (about 0.005 inch) which is mounted on a frame and which is carrying an electronic device, onto a circuitized substrate having mounting pads thereon in a pa

이 특허에 인용된 특허 (11)

  1. Grabbe Dimitry G. (Middletown PA), Compliant interconnection and method therefor.
  2. Gazdik Charles E. (Endicott NY) McBride Donald G. (Binghamton NY), Electronic package assembly method.
  3. Ecker Mario E. (Poughkeepsie NY) Olson Leonard T. (Jericho VT), High density interconnection means for chip carriers.
  4. Kimura Kiyoshi (Aza-Fujigasaki JPX), Input device.
  5. Ecker Mario E. (Poughkeepsie NY) Olson Leonard T. (Jericho VT), Integrated circuit package.
  6. England Eric H. (Swindon GB2), Methods of applying circuit elements to a substrate.
  7. Gazdik Charles E. (Endicott NY) McBride Donald G. (Binghamton NY), Multi-layer flexible film module.
  8. Gazdik Charles E. (Endicott NY) McBride Donald G. (Binghamton NY), Multi-layer flexible film module.
  9. Matsumoto Masaru (Yamato JPX) Nishihara Mikio (Tokyo JPX) Kuwabara Kiyoshi (Yokohama JPX), Multilayer printed wiring board.
  10. Ecker, Mario E.; Olson, Leonard T., Repairable multi-level overlay system for semiconductor device.
  11. Ellis ; Jr. Roland (Burlington Township ; Burlington County NJ) Jacobs Brian E. (Collingswood Township ; Camden County NJ) March Edward J. (Lower Makefield Township ; Bucks County PA) Newman Raymond , Technique for bonding a chip carrier to a metallized substrate.

이 특허를 인용한 특허 (45)

  1. Wong, Tse E.; Teshiba, Kenneth T.; Chen, Shea, Adaptive interposer and electronic apparatus.
  2. Cobbley, Chad A.; Ball, Michael B.; Waddel, Marjorie L., Apparatus for attaching solder balls to BGA package utilizing a tool to pick and dip the solder ball in flux.
  3. Cobbley, Chad A.; Ball, Michael B.; Waddel, Marjorie L., Apparatus for attaching solder balls to BGA package utilizing a tool to pick and dip the solder ball in flux.
  4. Cobbley, Chad A.; Ball, Michael B.; Waddel, Marjorie L., Apparatus for attaching solder balls to BGA package utilizing a tool to pick and dip the solder ball in flux.
  5. Cobbley,Chad A.; Ball,Michael B.; Waddel,Marjorie L., Apparatus for locating conductive spheres utilizing screen and hopper of solder balls.
  6. Werther William E., Assembly including fine-pitch solder bumping and method of forming.
  7. Weaver Mark A. ; Long Lynn E. ; Martinez Thomas ; Shinaver Eric J., Co-processing of adhesive curing and solder reflow in an electronic assembly operation.
  8. Stelzl, Alois; Bauer, Christian; Krueger, Hans; Hammedinger, Robert, Flip-chip component production method.
  9. Nakamura Keiichi (Tokyo JPX) Oshima Tsutomu (Tokyo JPX) Kurokawa Noriharu (Surashi JPX) Kitai Toshihiko (Isehara JPX), I/O pin and method for making same.
  10. Bolken, Todd O.; Corisis, David J., Interposers having encapsulant fill control features.
  11. Wiese Paul H. (416 Paddlewheel Ct. Westerville OH 43081), Method and apparatus for assembling circuits having surface mounted components.
  12. Davis John Gillette ; Kielbasa Joseph Michael, Method and apparatus for soldering ball grid array modules to substrates.
  13. Davis John Gillette ; Kielbasa Joseph Michael, Method and apparatus for soldering ball grid array modules to substrates.
  14. Davis John Gillette ; Kielbasa Joseph Michael, Method and apparatus for soldering ball grid array modules to substrates.
  15. Schelhorn Robert L. (Vincentown NJ), Method for connecting a leadless chip carrier to a substrate.
  16. Brofman Peter J. ; Courtney Mark G. ; Farooq Shaji ; Interrante Mario J. ; Jackson Raymond A. ; Martin Gregory B. ; Ray Sudipta K. ; Sablinski William E. ; Stalter Kathleen A., Method for enhancing fatigue life of ball grid arrays.
  17. Brofman Peter J. ; Courtney Mark G. ; Farooq Shaji ; Interrante Mario J. ; Jackson Raymond A. ; Martin Gregory B. ; Ray Sudipta K. ; Sablinski William E. ; Stalter Kathleen A., Method for enhancing fatigue life of ball grid arrays.
  18. Saia Richard Joseph ; Durocher Kevin Matthew ; Cole Herbert Stanley, Method for fabricating a flexible interconnect film with resistor and capacitor layers.
  19. Cooney, Robert C.; Wilkinson, Joseph M., Method of attaching die to circuit board with an intermediate interposer.
  20. Cobbley, Chad A.; Ball, Michael B.; Waddel, Marjorie L., Method of attaching solder balls to BGA package utilizing a tool to pick and dip the solder ball in flux.
  21. Cobbley, Chad A.; Ball, Michael B.; Waddel, Marjorie L., Method of attaching solder balls to BGA package utilizing a tool to pick and dip the solder ball in flux prior to placement.
  22. Galyon George Tipton ; Kemink Randall Gail ; Schmidt Roger Ray, Method of cooling electronic devices using a tube in plate heat sink.
  23. Hanke,Andr챕, Method of fabricating an interconnection for chip sandwich arrangements.
  24. Shaheen Joseph M. (La Habra CA) Simone John (Anaheim CA), Method of fabricating multi-layer board.
  25. Jimarez, Lisa J.; Jimarez, Miguel A., Method of forming a chip assembly.
  26. Lauffer, John M.; Marcello, Heike; Russell, David J., Method of forming a chip carrier by joining a laminate layer and stiffener.
  27. Cobbley Chad A. ; Ball Michael B. ; Waddel Marjorie L., Method of locating conductive spheres utilizing screen and hopper of solder balls.
  28. Cobbley, Chad A.; Ball, Michael B.; Waddel, Marjorie L., Method of locating conductive spheres utilizing screen and hopper of solder balls.
  29. Cobbley,Chad A.; Ball,Michael B.; Waddel,Marjorie L., Method of locating conductive spheres utilizing screen and hopper of solder balls.
  30. Shoichi Tomioka JP; Tsutomu Matsuo JP, Method of making an electrical connector.
  31. Brodsky, William Louis; Chan, Benson; Gaynes, Michael Anthony; Markovich, Voya Rista, Method of making an interposer sub-assembly in a printed wiring board.
  32. Motomura Tomohisa,JPX ; Shimada Osamu,JPX ; Fukuoka Yoshitaka,JPX, Method of producing a high-density printed wiring board for mounting.
  33. Motomura Tomohisa,JPX ; Shimada Osamu,JPX ; Fukuoka Yoshitaka,JPX, Method of producing a high-density printed wiring board for mounting.
  34. Werther William E. (Wood Ranch CA), Methods for interconnecting integrated circuits.
  35. DiStefano Thomas H. ; Solberg Vernon, Methods of making microelectronic assemblies.
  36. DiStefano Thomas H. ; Solberg Vernon, Microelectronic connections with solid core joining units.
  37. Brodsky, William Louis; Chan, Benson; Gaynes, Michael Anthony; Markovich, Voya Rista, Printed wiring board interposer sub-assembly and method.
  38. Kamperman, James Steven; Gall, Thomas Patrick; Stone, David Brian, Process for forming multi-layer electronic structures.
  39. Youn-han Chang KR; Jeong-won Oh KR, Secondary battery.
  40. DiStefano,Thomas H.; Smith,John W.; Faraci,Tony, Semiconductor package with heat sink.
  41. Danner Paul A. (Beaverton OR), Solder ball array and method of preparation.
  42. Acocella, John; Banks, Donald Ray; Benenati, Joseph Angelo; Caulfield, Thomas; Hoebener, Karl Grant; Watson, David P.; Corbin, Jr., John Saunders, Solder ball connections and assembly process.
  43. Cobbley, Chad A.; Ball, Michael B.; Waddel, Marjorie L., System for locating conductive sphere utilizing screen and hopper of solder balls.
  44. Cobbley,Chad A.; Ball,Michael B.; Waddel,Marjorie L., System for locating conductive sphere utilizing screen and hopper of solder balls.
  45. Galyon George Tipton ; Kemink Randall Gail ; Schmidt Roger Ray, Tube in plate heat sink.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로