$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Semiconductor packaging 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-023/02
  • H01L-023/08
  • H01L-023/48
출원번호 US-0056624 (1987-06-01)
발명자 / 주소
  • Butt Sheldon H. (Godfrey IL)
출원인 / 주소
  • Olin Corporation (New Haven CT 02)
인용정보 피인용 횟수 : 30  인용 특허 : 28

초록

A semiconductor package of the small outlined integrated circuit type is disclosed having an angled glass sealing surface. Another aspect of the invention relates to a shield disposed in a semiconductor package to prevent alpha radiation emitted from the sealing glass or other packaging components f

대표청구항

A semiconductor package for housing a semiconductor device, comprising: a base component having spaced parallel internal and external surfaces and a base sealing surface connected to said internal and external surfaces at the outer periphery thereof and at least a portion of said base sealing surfac

이 특허에 인용된 특허 (28)

  1. Butt Sheldon H. (Godfrey IL) Smith ; III Edward F. (Madison CT) Gyurina F. Dennis (West Haven CT), Adhesion primers for encapsulating epoxies.
  2. Butt Sheldon H. (Godfrey IL), Casing for an electrical component having improved strength and heat transfer characteristics.
  3. Butt Sheldon H. (Godfrey IL) Smith ; III Edward F. (Madison CT) Gyurina F. Dennis (West Haven CT), Casing for electronic components.
  4. Uno Koichi (Nagoya JPX) Murakami Shinichi (Nagoya JPX), Casing having a layer for protecting a semiconductor memory to be sealed therein against alpha particles and a method of.
  5. Winter Joseph (New Haven CT) Brenneman William (Cheshire CT) Fister Julius C. (Hamden CT), Composite material.
  6. Breedis John F. (Trumbull CT) Fister Julius C. (Hamden CT), Composite material having improved bond strength.
  7. Butt Sheldon H. (Godfrey IL), Composites of glass-ceramic to metal seals and method of making the same.
  8. Breedis John F. (Trumbull CT) Fister Julius C. (Hamden CT), Copper alloys for suppressing growth of Cu-Al intermetallic compounds.
  9. Fister Julius C. (Hamden CT) Breedis John F. (Trumbull CT), Electrical component forming process.
  10. Fister Julius C. (Hamden CT) Breedis John F. (Trumbull CT), Electrical component forming process.
  11. Anazawa Shinzo (Tokyo JA) Ueno Seiichi (Tokyo JA) Nagasako Isamu (Tokyo JA) Nawa Tadashi (Tokyo JA) Irie Toshiaki (Tokyo JA) Sando Shigeru (Tokyo JA), Encapsulation package for a semiconductor element.
  12. Popplewell James M. (Guilford CT), Glass or ceramic-to-metal composites or seals involving iron base alloys.
  13. Mahulikar Deepak (Meriden CT) Cherukuri Satyam C. (West Haven CT), Graded sealing systems for semiconductor package.
  14. Butt Sheldon H. (Godfrey IL), Hermetically sealed metal package.
  15. Butt Sheldon H. (Godfrey IL), Hermetically sealed semiconductor casing.
  16. Butt, Sheldon H., High density packages.
  17. Butt Sheldon H. (Godfrey IL), Low thermal expansivity and high thermal conductivity substrate.
  18. Butt Sheldon H. (Godfrey IL), Method of assembling a chip carrier.
  19. Winter Joseph (New Haven CT) Brenneman William (Cheshire CT) Fister Julius C. (Hamden CT), Method of forming a composite material.
  20. Breedis John F. (Trumbull CT) Fister Julius C. (Hamden CT), Method of forming a composite material having improved bond strength.
  21. Fister Julius C. (Hamden CT), Method of making a strip for an electrical contact terminal.
  22. Butt Sheldon H. (Godfrey IL), Method of making low thermal expansivity and high thermal conductivity substrate.
  23. Butt Sheldon H. (Godfrey IL), Method of making semiconductor casing.
  24. Butt Sheldon H. (Godfrey IL), Reinforced glass composites.
  25. Butt Sheldon H. (Godfrey IL), Semiconductor casing.
  26. Butt Sheldon H. (Godfrey IL), Semiconductor casing.
  27. Butt Sheldon H. (Godfrey IL), Semiconductor packages.
  28. Butt Sheldon H. (Godfrey IL), Tape packages.

이 특허를 인용한 특허 (30)

  1. Patterson, Janet, Apparatus for shielding integrated circuit devices.
  2. Hoffman Paul R. ; Popplewell James M. ; Braden Jeffrey S., Edge connectable metal package.
  3. Nagano, Yoji, Electronic apparatus, method of manufacturing substrate, and method of manufacturing electronic apparatus.
  4. Featherby, Michael; DeHaven, Jennifer L., Electronic device packaging.
  5. Michael Featherby ; Jennifer L. DeHaven, Electronic device packaging.
  6. Onishi Keiji,JPX ; Iwaki Hideki,JPX ; Seki Shun-ichi,JPX ; Taguchi Yutaka,JPX ; Shiraishi Tsukasa,JPX ; Bessho Yoshihiro,JPX ; Kawasaki Osamu,JPX ; Eda Kazuo,JPX, Electronic part and a method of production thereof.
  7. Toy Hilton T. ; Pompeo Frank L., Enhanced protection of semiconductors with dual surface seal.
  8. Kim, Franklin; Watanabe, Eiji; Takeshita, Nobuo, Feedthrough assembly having cut-out areas in metal housing adjacent ceramic feedthrough.
  9. Cruz, Victor Hugo; Courtney, David Francis, Glass/ceramics replacement of epoxy for high temperature hermetically sealed non-axial electronic packages.
  10. Tuttle, Mark E.; Deak, James G., Magnetic shield for integrated circuit packaging.
  11. Epitaux, Marc; Kirkpatrick, Peter E.; Verdiell, Jean-Marc, Method and apparatus for a backsided and recessed optical package connection.
  12. Epitaux,Marc; Kirkpatrick,Peter E.; Verdiell,Jean Marc, Method and apparatus for a backsided and recessed optical package connection.
  13. Featherby Michael ; Strobel David J. ; Layton Phillip J. ; Li Edward, Method for making a shielding composition.
  14. Glascock ; II Homer H. (Scotia NY), Method of bonding a silicon package for a power semiconductor device.
  15. Laffoley, Brian, Method of mounting an electrical component to a support.
  16. Michael Featherby ; David J. Strobel ; Phillip J. Layton ; Edward Li, Methods and compositions for ionizing radiation shielding.
  17. Spielberger, Richard K.; Katti, Romney R., Methods for providing a magnetic shield for an integrated circuit having magnetoresistive memory cells.
  18. Crane, Jr., Stanford W.; Alcaria, Vicente D.; Jeon, Myoung-Soo, Micro grid array semiconductor die package.
  19. Tomoaki Hirokawa JP, Mold cap for semiconductor device mold package.
  20. Shinoda, Takao; Yamaguchi, Shingo, Portable electronic device.
  21. Strobel, David J.; Czajkowski, David R., Radiation shielding of integrated circuits and multi-chip modules in ceramic and metal packages.
  22. Czjakowski David R. ; Eggleston Neil ; Patterson Janet S., Radiation shielding of three dimensional multi-chip modules.
  23. Czjakowski, David R.; Eggleston, Neil; Patterson, Janet S., Radiation shielding of three dimensional multi-chip modules.
  24. Czjakowski, David R.; Eggleston, Neil; Patterson, Janet S., Radiation shielding of three dimensional multi-chip modules.
  25. Valero Leopoldo (El Toro CA), Reusable package for holding a semiconductor chip and method for reusing the package.
  26. Hurst Allan T. ; Spielberger Richard K., Shielded package for magnetic devices.
  27. Spielberger, Richard K.; Katti, Romney R., Shielding arrangement to protect a circuit from stray magnetic fields.
  28. Spielberger,Richard K.; Katti,Romney R., Shielding arrangement to protect a circuit from stray magnetic fields.
  29. Hosomi, Takahiro, Surface mount package including terminal on its side.
  30. Jussaume Raymond Gerard ; Paquette Stanley Vincent, Surface mount technology contact for ferrite isolator/circulator applications.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로