$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Semiconductor wafer array 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-023/48
  • H01L-023/52
출원번호 US-0887129 (1986-07-17)
발명자 / 주소
  • Clements Ken (Santa Cruz CA)
출원인 / 주소
  • Laser Dynamics, Inc. (Scotts Valley CA 02)
인용정보 피인용 횟수 : 238  인용 특허 : 9

초록

A wafer array comprising a plurality of wafers of semiconductor material are stacked one on top of another. Through holes are provided in the wafers and electrically conductive liquid is inserted in the through holes for interconnecting all of the wafers. The conductive liquid is electrically insula

대표청구항

A wafer array comprising: a plurality of wafers of material which are disposed in a stack one on top of another; a through-hole in each of said wafers in said stack, said through-hole having an apex at one surface of said wafer and a base at the opposite surface of said wafer with an outwardly slopi

이 특허에 인용된 특허 (9)

  1. Anthony Thomas R. (Schenectady NY), Alignment-enhancing feed-through conductors for stackable silicon-on-sapphire wafers.
  2. Honn ; James J. ; Stuby ; Kenneth P., Electrical package for LSI devices and assembly process therefor.
  3. Graf Ronald E. (9401 Union Place Gaithersburg MD 20760), Electrostatic switch.
  4. Graf Ronald E. (Rte. 3 ; Box 520 Crozet VA 22932), Electrostatic switch.
  5. Graf Ronald E. (Rte. 3 ; Box 520 Crozet VA 22932), Electrostatic switch.
  6. Reichel ; Pavel ; Kafunek ; Pavel ; Kovar ; Jiri ; Pokorny ; Oldrich ; Zu na ; Jaroslav ; Kratina ; Jindrich ; Pellant ; Michal, Heat sink cooled, semiconductor device assembly having liquid metal interface.
  7. Pellant Michal (Prague CS) Pokorny Oldrich (Prague CS) Reichel Pavel (Prague CS) Zuna Jaroslav (Prague CS) Kafunek Pavel (Prague CS) Kratina Jindrich (Prague CS), High-power semiconductive devices.
  8. Anthony Thomas R. (Schenectady NY), Implantation of electrical feed-through conductors.
  9. Anthony Thomas R. (Schenectady NY), Method for making alignment-enhancing feed-through conductors for stackable silicon-on-sapphire.

이 특허를 인용한 특허 (238)

  1. Payne, Alexander; Miller, Gregory, 2-D diffraction grating for substantially eliminating polarization dependent losses.
  2. Leedy, Glenn J, Adjacent substantially flexible substrates having integrated circuits that are bonded together by non-polymeric layer.
  3. Amm, David T., Angled illumination for a single order light modulator based projection system.
  4. Leedy,Glenn J, Apparatus and methods for maskless pattern generation.
  5. Trisnadi, Jahja I.; Carlisle, Clinton B., Apparatus for selectively blocking WDM channels.
  6. Maheshwari,Dinesh, Arbitrary phase profile for better equalization in dynamic gain equalizer.
  7. Robinson, Marc E.; Vindasius, Alfons; Almen, Donald; Jacobsen, Larry, Assembly having stacked die mounted on substrate.
  8. Vindasius, Al; Robinson, Marc E.; Jacobsen, Larry; Almen, Donald, Assembly having stacked die mounted on substrate.
  9. Wood,Alan G.; Hiatt,William M.; Hembree,David R., Backside method for fabricating semiconductor components with conductive interconnects.
  10. Kellar,Scot A.; Kim,Sarah E.; List,R. Scott, Barrier structure against corrosion and contamination in three-dimensional (3-D) wafer-to-wafer vertical stack.
  11. Amm, David T.; Trisnadi, Jahja; Hunter, James; Gudeman, Christopher; Maheshwari, Dinesh, Blazed grating light valve.
  12. Leung, Chi Kuen Vincent; Sun, Peng; Shi, Xunqing; Chung, Chang Hwa, Bonding method for through-silicon-via based 3D wafer stacking.
  13. Ma, Wei; Shu, Xunqing; Chung, Chang Hwa, Bonding method for through-silicon-via based 3D wafer stacking.
  14. Hsiao, Wei-Min, Carrier bonding and detaching processes for a semiconductor wafer.
  15. Yang, Kuo-Pin; Hsiao, Wei-Min; Hung, Cheng-Hui, Carrier bonding and detaching processes for a semiconductor wafer.
  16. Pogge, H. Bernhard; Yu, Roy; Prasad, Chandrika; Narayan, Chandrasekhar, Chip and wafer integration process using vertical connections.
  17. Pogge,H. Bernhard; Yu,Roy; Prasad,Chandrika; Narayan,Chandrasekhar, Chip and wafer integration process using vertical connections.
  18. Bertin Claude Louis ; Cronin John Edward, Chip function separation onto separate stacked chips.
  19. Maheshwari, Dinesh; Trisnadi, Jahia; Corrigan, Robert W., Chirped optical MEM device.
  20. Bucki, Robert J.; Atwal, Jagreet S.; Barnes, Joseph S.; Bernstein, Kerry; Robinson, Eric, Compact multi-port CAM cell implemented in 3D vertical integration.
  21. Bucki, Robert J.; Atwal, Jagreet S.; Barnes, Joseph S.; Bernstein, Kerry; Robinson, Eric, Compact multi-port cam cell implemented in 3D vertical integration.
  22. Leung, Omar; Amm, David T., Controlled curvature of stressed micro-structures.
  23. Siniaguine, Oleg, Devices having substrates with opening passing through the substrates and conductors in the openings, and methods of manufacture.
  24. Robinson, Marc E.; Vindasius, Alfons; Almen, Donald; Jacobsen, Larry, Die assembly having electrical interconnect.
  25. Maheshwari, Dinesh, Diffractive light modulator with dynamically rotatable diffraction plane.
  26. Trisnadi,Jahja I.; Carlisle,Clinton B.; Cejna,Vlastimil, Diffractive light modulator-based dynamic equalizer with integrated spectral monitor.
  27. Haba, Belgacem; Oganesian, Vage, Edge connect wafer level stacking.
  28. Haba, Belgacem; Oganesian, Vage, Edge connect wafer level stacking.
  29. Haba, Belgacem; Oganesian, Vage, Edge connect wafer level stacking.
  30. Haba, Belgacem; Oganesian, Vage, Edge connect wafer level stacking.
  31. Haba, Belgacem; Oganesian, Vage, Edge connect wafer level stacking.
  32. Haba, Belgacem; Oganesian, Vage, Edge connect wafer level stacking with leads extending along edges.
  33. Dave B. Corbin ; Eric Bogatin, Electrical interface to integrated circuit device having high density I/O count.
  34. Racz, Livia M.; Tepolt, Gary B.; Thompson, Jeffrey C.; Langdo, Thomas A.; Mueller, Andrew J., Electronic modules.
  35. Racz, Livia M.; Tepolt, Gary B.; Thompson, Jeffrey C.; Langdo, Thomas A.; Mueller, Andrew J., Electronic modules and methods for forming the same.
  36. Racz, Livia M.; Tepolt, Gary B.; Thompson, Jeffrey C.; Langdo, Thomas A.; Mueller, Andrew J., Electronic modules and methods for forming the same.
  37. Lee, Chun-Che; Su, Yuan-Chang; Lee, Ming Chiang; Huang, Shih-Fu, Embedded component device and manufacturing methods thereof.
  38. Miller, Gregory; Berger, Josef, Fiber optic transceiver.
  39. Leedy, Glenn J, Flexible and elastic dielectric integrated circuit.
  40. Tomita,Akira; Amm,David Thomas; Daneman,Michael J.; Hunter,James; Staker,Bryan, High contrast grating light valve type device.
  41. Maheshwari,Dinesh, High contrast tilting ribbon blazed grating.
  42. Swan, Johanna M.; Mahajan, Ravi V.; Natarajan, Bala, Integrated circuit die and an electronic assembly having a three-dimensional interconnection scheme.
  43. Swan, Johanna M.; Natarajan, Bala; Chiang, Chien; Atwood, Greg; Rao, Valluri R., Integrated circuit die and an electronic assembly having a three-dimensional interconnection scheme.
  44. Swan,Johanna M.; Natarajan,Bala; Chiang,Chien; Atwood,Greg; Rao,Valluri R., Integrated circuit die and an electronic assembly having a three-dimensional interconnection scheme.
  45. Siniaguine, Oleg, Integrated circuit structures with a conductor formed in a through hole in a semiconductor substrate and protruding from a surface of the substrate.
  46. Gaul Stephen Joseph (Melbourne FL), Integrated circuit with edge connections and method.
  47. Oleg Siniaguine, Integrated circuits and methods for their fabrication.
  48. Siniaguine Oleg, Integrated circuits and methods for their fabrication.
  49. Siniaguine, Oleg, Integrated circuits and methods for their fabrication.
  50. Siniaguine, Oleg, Integrated circuits and methods for their fabrication.
  51. Siniaguine, Oleg, Integrated circuits and methods for their fabrication.
  52. Hunter, James A., Integrated driver process flow.
  53. Racz, Livia M.; Tepolt, Gary B.; Thompson, Jeffrey C.; Langdo, Thomas A.; Mueller, Andrew J., Interposers, electronic modules, and methods for forming the same.
  54. Carlisle, Clinton B.; Trisnadi, Jahia I.; Hunter, James, Light modulator structure for producing high-contrast operation using zero-order light.
  55. Leedy, Glenn J, Lithography device for semiconductor circuit pattern generation.
  56. Leedy,Glenn J, Lithography device for semiconductor circuit pattern generator.
  57. Kanaparthy, Radha R.; Nair, Raj; Stone, Brent, Low resistance contact for an integrated circuit.
  58. Trisnadi,Jahja I.; Carlisle,Clinton B., MEMS interferometer-based reconfigurable optical add-and-drop multiplexor.
  59. Leedy,Glenn J, Membrane 3D IC fabrication.
  60. Leedy,Glenn J, Membrane 3D IC fabrication.
  61. Leedy,Glenn J, Membrane 3D IC fabrication.
  62. Leedy, Glenn J, Membrane IC fabrication.
  63. Trisnadi, Jahja I.; Carlisle, Clinton B., Method and apparatus for dynamic equalization in wavelength division multiplexing.
  64. de Groot, Wilhelmus; Maheshwari, Dinesh, Method and apparatus for leveling thermal stress variations in multi-layer MEMS devices.
  65. Trisnadi, Jahja I., Method and apparatus for reducing laser speckle using polarization averaging.
  66. Amm, David T., Method and device for modulating a light beam and having an improved gamma response.
  67. Hua, Pei Hsing; Chang, Hui-Shan, Method for dicing a semiconductor wafer having through silicon vias and resultant structures.
  68. Miller, Gregory D., Method for domain patterning in low coercive field ferroelectrics.
  69. Hembree, David R; Wood, Alan G., Method for fabricating a through wire interconnect (TWI) on a semiconductor substrate having a bonded connection and an encapsulating polymer layer.
  70. Hembree, David R.; Wood, Alan G., Method for fabricating semiconductor component having encapsulated through wire interconnect (TWI).
  71. Hembree,David R., Method for fabricating semiconductor components with through wire interconnects.
  72. Wood, Alan G., Method for fabricating stacked semiconductor components.
  73. Hembree, David R., Method for fabricating stacked semiconductor components with through wire interconnects.
  74. Hembree, David R.; Wood, Alan G., Method for fabricating stacked semiconductor system with encapsulated through wire interconnects (TWI).
  75. Vindasius Alfons ; Sautter Kenneth M., Method for forming vertical interconnect process for silicon segments with dielectric isolation.
  76. Vindasius Alfons ; Sautter Kenneth M., Method for forming vertical interconnect process for silicon segments with thermally conductive epoxy preform.
  77. Halahan, Patrick B., Method for manufacturing a structure comprising a substrate with a cavity and a semiconductor integrated circuit bonded to a contact pad located in the cavity.
  78. Reinert, Wolfgang, Method for producing electrically conductive bushings through non-conductive or semiconductive substrates.
  79. Krueger, Olaf; Schoene, Gerd; John, Wilfred; Wernicke, Tim; Wuerfl, Joachim, Method for producing through-contacts in semi-conductor wafers via production of through-plated holes.
  80. Krüger, Olaf; Würfl, Joachim; Schöne, Gerd, Method for producing vertical electrical contact connections in semiconductor wafers.
  81. Shook, James Gill, Method of and apparatus for sealing an hermetic lid to a semiconductor die.
  82. Wood, Alan G.; Farnworth, Warren M.; Hembree, David R., Method of fabricating semiconductor components with through interconnects.
  83. Hara, Akitoshi; Sato, Eiichi, Method of fabricating semiconductor device.
  84. Haba, Belgacem; Mohammed, Ilyas, Method of fabricating stacked assembly including plurality of stacked microelectronic elements.
  85. Haba, Belgacem, Method of fabricating stacked packages with bridging traces.
  86. Gaul Stephen J. (Melbourne FL), Method of fabrication of surface mountable integrated circuits.
  87. Chiang, Cheng-Lien, Method of forming a three-dimensional stacked semiconductor package device.
  88. Leedy,Glenn J, Method of information processing using three dimensional integrated circuits.
  89. Lin, Charles W. C., Method of making a semiconductor chip assembly with chip and encapsulant grinding.
  90. Lin, Charles W. C.; Wang, Chia-Chung; Sigmond, David M., Method of making a semiconductor chip assembly with metal pillar and encapsulant grinding and heat sink attachment.
  91. Lin,Charles W. C.; Wang,Chia Chung, Method of making a semiconductor chip assembly with thermal conductor and encapsulant grinding.
  92. Haba, Belgacem; Oganesian, Vage, Method of making a stacked microelectronic package.
  93. Haba, Belgacem; Oganesian, Vage, Method of making a stacked microelectronic package.
  94. Lin,Charles W. C.; Chiang,Cheng Lien, Method of making a three-dimensional stacked semiconductor package with a metal pillar and a conductive interconnect in an encapsulant aperture.
  95. Lin,Charles W. C.; Chiang,Cheng Lien, Method of making a three-dimensional stacked semiconductor package with a metal pillar in an encapsulant aperture.
  96. Leedy,Glenn J, Method of making an integrated circuit.
  97. Suh,Min Suk; Kim,Sung Min, Method of manufacturing wafer level stack package.
  98. Corbin Dave B. ; Bogatin Eric, Method of producing an electrical interface to an integrated circuit device having high density I/O count.
  99. Leung, Omar S., Method of sealing a hermetic lid to a semiconductor die at an angle.
  100. Staines,David; Kloster,Grant M.; Ramanathan,Shriram, Method to fill the gap between coupled wafers.
  101. Trisnadi, Jahja I., Method, apparatus, and diffuser for reducing laser speckle.
  102. Wood, Alan G.; Hembree, David R., Methods and systems for fabricating semiconductor components with through wire interconnects (TWI).
  103. Derderian, James M., Methods for assembling semiconductor devices in stacked arrangements by positioning spacers therebetween.
  104. Wood, Alan G.; Hiatt, William M.; Hembree, David R., Methods for fabricating semiconductor components with conductive interconnects.
  105. Leedy,Glenn J, Methods for maskless lithography.
  106. Hunter,Jim; Amm,David; Gudeman,Christopher, Micro-structures with individually addressable ribbon pairs.
  107. Gudeman, Christopher; Hunter, James; Yeh, Richard; Amm, David T., Micro-support structures.
  108. Bruner,Mike, Microelectronic mechanical system and methods.
  109. Bruner,Mike; Yeh,Richard; Hunter,Jim, Microelectronic mechanical system and methods.
  110. Haba, Belgacem; Humpston, Giles, Microelectronic packages fabricated at the wafer level and methods therefor.
  111. Vindasius,Al; Robinson,Marc; Jacobsen,Larry; Almen,Donald, Micropede stacked die component assembly.
  112. Kim, Gu Sung, Multi-chip package (MCP) with a conductive bar and method for manufacturing the same.
  113. Chen, Kuo-Hua, Neural sensing device and method for making the same.
  114. Chen, Kuo-Hua; Chang, Chih-Wei; Chiou, Jin-Chern, Neural sensing device and method for making the same.
  115. Haba, Belgacem; Mohammed, Ilyas; Oganesian, Vage; Ovrutsky, David; Mirkarimi, Laura Wills, Off-chip VIAS in stacked chips.
  116. Haba, Belgacem; Mohammed, Ilyas; Oganesian, Vage; Ovrutsky, David; Mirkarimi, Laura, Off-chip vias in stacked chips.
  117. Haba, Belgacem; Mohammed, Ilyas; Oganesian, Vage; Ovrutsky, David; Mirkarimi, Laura Wills, Off-chip vias in stacked chips.
  118. Haba, Belgacem; Mohammed, Ilyas; Oganesian, Vage; Ovrutsky, David; Mirkarimi, Laura Wills, Off-chip vias in stacked chips.
  119. Shafaat, Syed Tariq; Carlisle, Clinton B.; Hartranft, Marc, Optical communication arrangement.
  120. Alioshin, Paul; Corbin, Dave B.; Tomita, Akira; Corrigan, Robert W., Optical device arrays with optimized image resolution.
  121. Maheshwari, Dinesh; Dueweke, Michael, PDL mitigation structure for diffractive MEMS and gratings.
  122. Siniaguine Oleg ; Savastiouk Sergey, Package of integrated circuits and vertical integration.
  123. Shen, Chi-Chih; Chen, Jen-Chuan; Pan, Tommy; Chang, Hui-Shan; Hung, Chia-Lin, Package structure and package process.
  124. Dueweke, Michael; Maheshwari, Dinesh; Gudernan, Christopher; Trisnadi, Jahja I., Patterned diffractive light modulator ribbon for PDL reduction.
  125. Gudeman,Christopher; Leung,Omar; Hunter,James; Amm,David, Pre-deflected bias ribbons.
  126. Kim,Sarah E.; List,R. Scott; Kellar,Scot A., Process of vertically stacking multiple wafers supporting different active integrated circuit (IC) devices.
  127. Bertin Claude Louis ; Cronin John Edward, Programmable logic array.
  128. Carlisle, Clinton B.; Trisnadi, Jahja I., Rapidly tunable external cavity laser.
  129. Trisnadi,Jahja I.; Carlisle,Clinton B., Reconfigurable modulator-based optical add-and-drop multiplexer.
  130. Haba, Belgacem; Humpston, Giles; Ovrutsky, David; Mirkarimi, Laura, Reconstituted wafer stack packaging with after-applied pad extensions.
  131. Haba, Belgacem; Humpston, Giles; Ovrutsky, David; Mirkarimi, Laura Wills, Reconstituted wafer stack packaging with after-applied pad extensions.
  132. Hunter, James; Staker, Bryan, Reduced formation of asperities in contact micro-structures.
  133. Wood, Alan G.; Hembree, David R., Semiconductor component having through wire interconnect (TWI) with compressed wire.
  134. Hembree, David R., Semiconductor component having through wire interconnect with compressed bump.
  135. Hembree, David R.; Wood, Alan G., Semiconductor components having encapsulated through wire interconnects (TWI).
  136. Wood, Alan G.; Farnworth, Warren M.; Hembree, David R., Semiconductor components having through interconnects.
  137. Wood,Alan G.; Hembree,David R., Semiconductor components having through wire interconnects (TWI).
  138. Hembree, David R., Semiconductor components with through wire interconnects.
  139. Hedler,Harry; Irsigler,Roland; Meyer,Thorsten, Semiconductor device and method for fabricating the semiconductor device.
  140. Hsu, Chih-Jing; Ou, Ying-Te; Fu, Chieh-Chen; Huang, Che-Hau, Semiconductor device and method for manufacturing the same.
  141. Chen, Yung-Jen; Ding, Yi-Chuan; Huang, Min-Lung, Semiconductor device having conductive via and manufacturing process.
  142. Chen, Yung-Jen; Ding, Yi-Chuan; Huang, Min-Lung, Semiconductor device having conductive via and manufacturing process for same.
  143. Chen, Kuo Hua; Tsai, Li Wen, Semiconductor device having conductive vias and semiconductor package having semiconductor device.
  144. Cheng, Hung-Hsiang; Lin, Tzu-Chih; Hung, Chang-Ying; Wu, Chih-Wei, Semiconductor device having shielded conductive vias.
  145. Fürgut, Edward; Mahler, Joachim; Bauer, Michael, Semiconductor device including electronic component coupled to a backside of a chip.
  146. Tago, Masamoto; Tomita, Yoshihiro; Takahashi, Kenji, Semiconductor device with a binary alloy bonding layer.
  147. Huang, Che-Hau; Ou, Ying-Te, Semiconductor device with conductive vias.
  148. Wang, Meng-Jen, Semiconductor element having conductive vias and semiconductor package having a semiconductor element with conductive vias and method for making the same.
  149. Hembree, David R; Wood, Alan G., Semiconductor module system having encapsulated through wire interconnect (TWI).
  150. Hembree, David R.; Wood, Alan G., Semiconductor module system having stacked components with encapsulated through wire interconnects (TWI).
  151. Cheng-Lien Chiang TW, Semiconductor module with encapsulant base.
  152. Yen, Han-Chee; Chen, Shih-Yuan; Lai, Chien-Pai; Cheng, Ming-Hsien, Semiconductor package having a waveguide antenna and manufacturing method thereof.
  153. Lin, I-Chia; Jou, Sheng-Jian; Yen, Han-Chee, Semiconductor package having an antenna and manufacturing method thereof.
  154. Liao, Kuo-Hsien; Chan, Chi-Hong; Fuyu, Shih, Semiconductor package integrated with conformal shield and antenna.
  155. Yen, Han-Chee; Chung, Chi-Sheng; Liao, Kuo-Hsien; Yeh, Yung-I, Semiconductor package integrated with conformal shield and antenna.
  156. Hung, Chia-Lin; Chen, Jen-Chuan; Chang, Hui-Shan; Yang, Kuo-Pin, Semiconductor package with through silicon vias and method for making the same.
  157. Wang, Meng-Jen, Semiconductor structure having conductive vias and method for manufacturing the same.
  158. Chen, Chien-Hua; Lee, Teck-Chong; Shih, Hsu-Chiang; Hsieh, Meng-Wei, Semiconductor structure with passive element network and manufacturing method thereof.
  159. Wang, Yung-Hui, Semiconductor wafer, semiconductor process and semiconductor package.
  160. David V. Pedersen ; Michael G. Finley ; Kenneth M. Sautter, Silicon segment programming apparatus and three terminal fuse configuration.
  161. Pedersen David V. ; Finley Michael G. ; Sautter Kenneth M., Silicon segment programming method.
  162. Pedersen David V. (Scotts Valley CA) Finley Michael G. (Cambria CA) Sautter Kenneth M. (Sunnyvale CA), Silicon segment programming method and apparatus.
  163. Hunter,James; Gudeman,Christopher S., Silicon substrate as a light modulator sacrificial layer.
  164. Kim, Jong Hoon, Stack package.
  165. Avsian, Osher; Grinman, Andrey; Humpston, Giles; Margalit, Moti, Stack packages using reconstituted wafers.
  166. Chen, Chia-Ching; Ding, Yi-Chuan, Stackable semiconductor package and manufacturing method thereof.
  167. Haba, Belgacem; Mohammed, Ilyas, Stacked assembly including plurality of stacked microelectronic elements.
  168. Vindasius,Al; Robinson,Marc; Jacobsen,Larry; Almen,Donald, Stacked die BGA or LGA component assembly.
  169. Leedy, Glenn J., Stacked integrated memory device.
  170. Kriman, Moshe; Avsian, Osher; Haba, Belgacem; Humpston, Giles; Burshtyn, Dmitri, Stacked microelectronic assemblies having vias extending through bond pads.
  171. Hwang, Ting-Ting; Chen, Hsien-Te, Stacked multi-chip.
  172. Wood, Alan G., Stacked semiconductor component.
  173. Wood, Alan G.; Hembree, David R., Stacked semiconductor component having through wire interconnect (TWI) with compressed wire.
  174. Wood, Alan G.; Hiatt, William M.; Hembree, David R., Stacked semiconductor components having conductive interconnects.
  175. Wood, Alan G.; Hembree, David R., Stacked semiconductor components with through wire interconnects (TWI).
  176. Kim, Sung Min, Stacked semiconductor package and method for manufacturing the same.
  177. Kim, Sung Min, Stacked semiconductor package and method for manufacturing the same.
  178. Meadows,Paul Milton, Stacking circuit elements.
  179. Leedy, Glenn J, Stress-controlled dielectric integrated circuit.
  180. Leedy, Glenn Joseph, Stress-controlled dielectric integrated circuit.
  181. Halahan, Patrick B., Structures having a substrate with a cavity and having an integrated circuit bonded to a contact pad located in the cavity.
  182. Gaul Stephen J. (Melbourne FL), Surface mountable integrated circuit with conductive vias.
  183. Morford, Chris L., System and methods for forming data storage devices.
  184. Wood, Alan G.; Hiatt, William M.; Hembree, David R., System for fabricating semiconductor components with conductive interconnects.
  185. Hembree, David R., System for fabricating semiconductor components with through wire interconnects.
  186. Hembree, David R.; Wood, Alan G., System with semiconductor components having encapsulated through wire interconnects (TWI).
  187. Oleg Siniaguine ; Patrick B. Halahan ; Sergey Savastiouk, Thinning and dicing of semiconductor wafers using dry etch, and obtaining semiconductor chips with rounded bottom edges and corners.
  188. Leedy, Glenn J, Three dimension structure memory.
  189. Leedy, Glenn J, Three dimensional memory structure.
  190. Leedy, Glenn J, Three dimensional memory structure.
  191. Leedy, Glenn J, Three dimensional multi layer memory and control logic integrated circuit structure.
  192. Zavracky Paul M. ; Zavracky Matthew ; Vu Duy-Phach ; Dingle Brenda, Three dimensional processor using transferred thin film circuits.
  193. Zavracky Paul M. ; Zavracky Matthew ; Vu Duy-Phach ; Dingle Brenda, Three dimensional processor using transferred thin film circuits.
  194. Zavracky, Paul M.; Zavracky, Matthew; Vu, Duy-Phach; Dingle, Brenda, Three dimensional processor using transferred thin film circuits.
  195. Vindasius, Al; Robinson, Marc, Three dimensional six surface conformal die coating.
  196. Leedy,Glenn J, Three dimensional structure integrated circuit.
  197. Leedy, Glenn J, Three dimensional structure memory.
  198. Leedy, Glenn J, Three dimensional structure memory.
  199. Leedy, Glenn J., Three dimensional structure memory.
  200. Leedy, Glenn J., Three dimensional structure memory.
  201. Leedy, Glenn J., Three dimensional structure memory.
  202. Leedy, Glenn J., Three dimensional structure memory.
  203. Leedy, Glenn J., Three dimensional structure memory.
  204. Leedy, Glenn J., Three dimensional structure memory.
  205. Leedy, Glenn J., Three dimensional structure memory.
  206. Leedy,Glenn J, Three dimensional structure memory.
  207. Leedy,Glenn J., Three dimensional structure memory.
  208. Pogge,H. Bernhard; Yu,Roy, Three-dimensional device fabrication method.
  209. Cockerill Martha A. C. (Austin TX) Maltabes John G. (Austin TX) O\Connor Loretta J. (Westford VT) Voldman Steven H. (Burlington VT), Three-dimensional monolithic electronic module having stacked planar arrays of integrated circuit chips.
  210. Huang, Min Lung; Wang, Wei Chung; Cheng, Po Jen; Yee, Kuo Chung; Su, Ching Huei; Lo, Jian Wen; Lin, Chian Chi, Three-dimensional package and method of making the same.
  211. Huang, Min-Lung; Wang, Wei-Chung; Cheng, Po-Jen; Yee, Kuo-Chung; Su, Ching-Huei; Lo, Jian-Wen; Lin, Chian-Chi, Three-dimensional package and method of making the same.
  212. Huang,Min Lung; Wang,Wei Chung; Cheng,Po Jen; Yee,Kuo Chung; Su,Ching Huei; Lo,Jian Wen; Lin,Chian Chi, Three-dimensional package and method of making the same.
  213. Charles W.C. Lin SG, Three-dimensional stacked semiconductor package.
  214. Lin, Charles W. C., Three-dimensional stacked semiconductor package.
  215. Lin, Charles W. C., Three-dimensional stacked semiconductor package.
  216. Chiang,Cheng Lien, Three-dimensional stacked semiconductor package device with bent and flat leads and method of making same.
  217. Chiang,Cheng Lien, Three-dimensional stacked semiconductor package with chips on opposite sides of lead.
  218. Lin,Charles W. C.; Chiang,Cheng Lien, Three-dimensional stacked semiconductor package with metal pillar in encapsulant aperture.
  219. Lin, Charles W. C.; Chiang, Cheng-Lien; Sigmond, David M., Three-dimensional stacked semiconductor package with pillars in pillar cavities.
  220. Wang, Chen-Chao; Ou, Ying-Te, Through silicon vias for semiconductor devices and manufacturing method thereof.
  221. Wang, Chen-Chao; Ou, Ying-Te, Through silicon vias for semiconductor devices and manufacturing method thereof.
  222. Wood, Alan G; Hembree, David R, Through wire interconnect (TWI) for semiconductor components having wire in via and bonded connection with substrate contact.
  223. Hembree, David R.; Wood, Alan G., Through wire interconnect (TWI) having bonded connection and encapsulating polymer layer.
  224. Maheshwari, Dinesh, Tilt-able grating plane for improved crosstalk in 1×N blaze switches.
  225. Corrigan,Robert W.; Maheshwari,Dinesh, Two-stage gain equalizer.
  226. Pedersen David V. (Scotts Valley CA) Finley Michael G. (Cambria CA) Sautter Kenneth M. (Sunnyvale CA), Vertical interconnect process for silicon segments.
  227. Pedersen David V. ; Finley Michael G. ; Sautter Kenneth M., Vertical interconnect process for silicon segments.
  228. Pedersen David V. ; Finley Michael G. ; Sautter Kenneth M., Vertical interconnect process for silicon segments.
  229. Vindasius Alfons ; Sautter Kenneth M., Vertical interconnect process for silicon segments with dielectric isolation.
  230. Vindasius Alfons ; Sautter Kenneth M., Vertical interconnect process for silicon segments with thermally conductive epoxy preform.
  231. Leedy, Glenn J, Vertical system integration.
  232. Leedy, Glenn J, Vertical system integration.
  233. Haba, Belgacem; Mohammed, Ilyas; Mirkarimi, Laura; Kriman, Moshe, Wafer level edge stacking.
  234. Boon, Suan Jeung, Wafer level pre-packaged flip chip.
  235. Boon, Suan Jeung, Wafer level pre-packaged flip chip system.
  236. Hunt, John Richard, Wafer level semiconductor package and manufacturing methods thereof.
  237. Hunt, John Richard, Wafer level semiconductor package and manufacturing methods thereof.
  238. Roxlo, Charles B., Wavelength selective switch and equalizer.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로