초록 ▼

A device equivalent to a wafer-scale integrated device is achieved by employing multiple IC chips installed on a silicon wafer. For fabricating the device, conventional IC chips of necessary different types are prepared, having their aluminum-wired surfaces coated with a silicon nitride film. These

A device equivalent to a wafer-scale integrated device is achieved by employing multiple IC chips installed on a silicon wafer. For fabricating the device, conventional IC chips of necessary different types are prepared, having their aluminum-wired surfaces coated with a silicon nitride film. These IC chips are placed on a substrate made of silicon keeping the wired faces face up. The wafer may be provided with depressions in which the chips are placed for precise positioning. Upon these chips and the wafer, a silicon layer is grown by a PVD method. The grown silicon layer fills gaps between the IC chips and binds the chips to each other and to the wafer, forming a single piece of wafer. Excessively grown silicon which is taller than the chips is removed by mechano-chemical polishing until the silicon nitride surfaces are exposed. During this polishing process, the silicon nitride film protects the wired surfaces from mechanical and chemical damage. The silicon nitride film is chemically removed until the aluminum wirings are exposed. An insulating layer and aluminum patterning are formed upon the exposed IC chips and filled gaps to form multi-layer wirings for interconnecting the chips and forming input/output connections. This method allows low cost wafer-scale integration higher density wirings and good heat-removal.

대표청구항 ▼

A semiconductor wafer-scale integrated device including interconnected multiple semiconductor chips on each of which an integrated circuit (IC) is fabricated, comprising: a plurality of integrated circuit chips, each of said integrated circuit chips having a first electrically conductive layer wirin

A semiconductor wafer-scale integrated device including interconnected multiple semiconductor chips on each of which an integrated circuit (IC) is fabricated, comprising: a plurality of integrated circuit chips, each of said integrated circuit chips having a first electrically conductive layer wiring formed on each chip, and first terminal pads formed thereon, a passivation film being formed on said first conductive layer-wiring; a substrate composed substantially of silicon having said integrated circuit chips installed on an upper surface, gaps being formed between said integrated circuit chips; a binder material, formed in said gaps between said plurality of integrated circuit chips, for binding said plurality of integrated circuit chips to said substrate and to each other, said binder material being substantially coplanar with said integrated circuit chips and formed of a material selected from a group consisting of monocrystalline silicon, grown polycrystalline silicon, and grown amorphous silicon; a first electrically insulating layer, formed on said first electrically conductive layer-wiring and said filled gaps, except where said first terminal pads are located; a second electrically conductive layer-wiring, formed on said first electrically insulating layer, for operatively interconnecting one of said first terminal pads to another corresponding one of said first terminal pads; and a second terminal pad of said second electrically conductive layer-wiring being formed on said first electrically insulating layer and operatively connected to an external circuit.