$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Metallization scheme providing adhesion and barrier properties 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-021/48
  • H01L-021/28
  • H01L-021/308
  • C25D-007/12
출원번호 US-0386058 (1989-07-28)
발명자 / 주소
  • Sharma Ravinder K. (Mesa AZ) Geyer Harry J. (Phoenix AZ) Mitchell Douglas G. (Tempe AZ)
출원인 / 주소
  • Motorola Inc. (Schaumburg IL 02)
인용정보 피인용 횟수 : 86  인용 특허 : 6

초록

A titanium-tungsten-nitride/titanium-tungsten/gold (TiWN/TiW/Au) packaging interconnect metallization scheme is used to provide electrical contact to chip level interconnect metallization on a semiconductor substrate. The TiWN/TiW/Au packaging interconnect metallization scheme provides for good adhe

대표청구항

A method of fabricating a structure for providing adhesion and barrier properties to a semiconductor substrate having a surface, comprising the steps of: providing a first conductor layer made of a conductive metal on at least a portion of the surface of the substrate; forming a passivation layer on

이 특허에 인용된 특허 (6)

  1. Jopke ; Jr. Walter H. (Bloomington MN) Shier John S. (Apply Valley MN), Method for using titanium-tungsten alloy as a barrier metal in silicon semiconductor processing.
  2. Harrington Alan L. (Glendale CA), Method of adhesion of passivation layer to gold metalization regions in a semiconductor device.
  3. Lytle William H. (Chandler AZ), Method of chemically etching TiW and/or TiWN.
  4. Roberts Bruce E. (Palm Bay FL) Dalton Charles M. (Palm Bay FL) Black Jimmy C. (Durham NC), Multiple layer, tungsten/titanium/titanium nitride adhesion/diffusion barrier layer structure for gold-base microcircuit.
  5. Evans David R. (Aloha OR) Flores James S. (Beaverton OR) Dottarar Susan S. (Beaverton OR), Self-aligned internal mobile ion getter for multi-layer metallization on integrated circuits.
  6. Lim Sheldon C. P. (Sunnyvale CA), TiW2N Fusible links in semiconductor integrated circuits.

이 특허를 인용한 특허 (86)

  1. Huang,Min Lung, Bump electrodes having multiple under ball metallurgy (UBM) layers.
  2. Wang Tsing-Chow (San Jose CA) Luo Serena M. (Milpitas CA) Macaraeg Marlita F. (Milpitas CA) Tung Francisca (Los Gatos CA) Massingill Thomas J. (Scotts Valley CA), Bump formation on yielded semiconductor dies.
  3. Kashima Hisahito,JPX ; Taga Shigeru,JPX, Ceramic wiring boards and method for their manufacture.
  4. Chien, Feng-Lung; Lo, Randy H. Y.; Ke, Chun-chi, Circuit probing contact pad formed on a bond pad in a flip chip package.
  5. Glenn A. Rinne ; Paul A. Magill, Controlled-shaped solder reservoirs for increasing the volume of solder bumps.
  6. Glenn A. Rinne ; Paul A. Magill, Controlled-shaped solder reservoirs for increasing the volume of solder bumps, and structures formed thereby.
  7. Wood Alan G. ; Farnworth Warren M. ; Grigg Ford ; Akram Salman, Direct die contact (DDC) semiconductor package.
  8. Wood Alan G. ; Farnworth Warren M. ; Grigg Ford ; Akram Salman, Direct die contact (DDC) semiconductor package.
  9. Hong Sam-Hyo,SEX, Electromigration resistant metallization process microcircuit interconnections with RF-reactively sputtered titanium tu.
  10. Hong Sam-Hyo,SEX, Electromigration resistant metallization structures and process for microcircuit interconnections with RF-reactively sputtered titanium tungsten and gold.
  11. Hong Sam-Hyo,SEX, Electromigration resistant metallization structures for microcircuit interconnections with RF-reactively sputtered titan.
  12. Jan, Jong Rong; Lu, Tsai Hua; Chiu, Sao Ling; Kung, Ling Chen, Electronic devices including offset conductive bumps.
  13. Rinne, Glenn A.; Mis, J. Daniel, Electronic structures including barrier layers and/or oxidation barriers defining lips and related methods.
  14. Rinne, Glenn A.; Mis, J. Daniel, Electronic structures including barrier layers defining lips.
  15. Nair, Krishna K.; Rinne, Glenn A.; Batchelor, William E., Electronic structures including conductive layers comprising copper and having a thickness of at least 0.5 micrometers.
  16. Nair, Krishna K.; Rinne, Glenn A.; Batchelor, William E., Electronic structures including conductive shunt layers.
  17. Sutardja,Sehat; Wu,Albert; Lee,Jin Yuan; Lin,Mou Shiung, Fabrication of wire bond pads over underlying active devices, passive devices and/or dielectric layers in integrated circuits.
  18. Chao, Tzu-Yuan; Liang, Chia-Wei; Cheng, Yu-Ting, Flexible micro-system and fabrication method thereof.
  19. Chen, Chih-Shun; Yuan, Po-Hao; Chiu, Shih-Kuang; Chien, Feng-Lung; Yang, Ke-Chuan, Flip-chip bumbing method for fabricating solder bumps on semiconductor wafer.
  20. Ying Chou Tsai TW; Shih Kuang Chiu TW, Flip-chip packaging process utilizing no-flow underfill technique.
  21. Bohr,Mark T., Hermetic passivation structure with low capacitance.
  22. Figueredo, Domingo A., Integrated thin-film drive head for thermal ink-jet printer.
  23. Rinne Glenn A. ; Mis Joseph Daniel, Key-shaped solder bumps and under bump metallurgy.
  24. Rinne,Glenn A.; Nair,Krishna K., Low temperature methods of bonding components and related structures.
  25. Kajiwara, Ryoichi; Koizumi, Masahiro; Morita, Toshiaki; Takahashi, Kazuya; Kishimoto, Munehisa; Ishii, Shigeru; Hirashima, Toshinori; Takahashi, Yasushi; Hata, Toshiyuki; Sato, Hiroshi; Ookawa, Keiichi, MOSFET package.
  26. Kajiwara,Ryoichi; Koizumi,Masahiro; Morita,Toshiaki; Takahashi,Kazuya; Kishimoto,Munehisa; Ishii,Shigeru; Hirashima,Toshinori; Takahashi,Yasushi; Hata,Toshiyuki; Sato,Hiroshi; Ookawa,Keiichi, MOSFET package.
  27. Kajiwara,Ryoichi; Koizumi,Masahiro; Morita,Toshiaki; Takahashi,Kazuya; Kishimoto,Munehisa; Ishii,Shigeru; Hirashima,Toshinori; Takahashi,Yasushi; Hata,Toshiyuki; Sato,Hiroshi; Ookawa,Keiichi, MOSFET package.
  28. Kajiwara,Ryoichi; Koizumi,Masahiro; Morita,Toshiaki; Takahashi,Kazuya; Kishimoto,Munehisa; Ishii,Shigeru; Hirashima,Toshinori; Takahashi,Yasushi; Hata,Toshiyuki; Sato,Hiroshi; Ookawa,Keiichi, MOSFET package.
  29. Kajiwara,Ryoichi; Koizumi,Masahiro; Morita,Toshiaki; Takahashi,Kazuya; Kishimoto,Munehisa; Ishii,Shigeru; Hirashima,Toshinori; Takahashi,Yasushi; Hata,Toshiyuki; Sato,Hiroshi; Ookawa,Keiichi, MOSFET package.
  30. Datta Madhav ; Kanarsky Thomas Safron ; Pike Michael Barry ; Shenoy Ravindra Vaman, Metallic interconnect pad, and integrated circuit structure using same, with reduced undercut.
  31. Akram Salman, Method for fabricating microbump interconnect for bare semiconductor dice.
  32. Warren M. Farnworth ; Ford Grigg, Method for fabricating solder bumps by wave soldering.
  33. Mercer, Betty Shu; Shoemaker, Erika Leigh; Williams, Byron Lovell; Ng, Laurinda W.; Morton, Alec J.; Thompson, C. Matthew, Method for manufacturing an interconnect.
  34. Chan,Kevin K.; Huang,Lijuan; McFeely,Fenton R.; Solomon,Paul M.; Wong,Hon Sum Philip, Method for manufacturing device substrate with metal back-gate and structure formed thereby.
  35. Chien Feng-Lung,TWX ; Lo Randy H.Y.,TWX ; Ke Chun-chi,TWX, Method of forming circuit probing contact points on fine pitch peripheral bond pads on flip chip.
  36. Harpster, Timothy J.; Najafi, Khalil, Method of joining an insulator element to a substrate.
  37. Seliger,Norbert; Weidner,Karl; Zapf,J��rg, Method of manufacturing a device having a contacting structure.
  38. Lee, Jin Yuan; Chen, Ying Chih; Lin, Mou Shiung, Method of wire bonding over active area of a semiconductor circuit.
  39. Lee, Jin-Yuan; Chen, Ying-Chih; Lin, Mou-Shiung, Method of wire bonding over active area of a semiconductor circuit.
  40. Lee, Jin-Yuan; Chen, Ying-Chih; Lin, Mou-Shiung, Method of wire bonding over active area of a semiconductor circuit.
  41. Lee, Jin-Yuan; Chen, Ying-Chih; Lin, Mou-Shiung, Method of wire bonding over active area of a semiconductor circuit.
  42. Lee, Jin-Yuan; Chen, Ying-Chih; Lin, Mou-Shiung, Method of wire bonding over active area of a semiconductor circuit.
  43. Lee, Jin-Yuan; Chen, Ying-chih, Method of wire bonding over active area of a semiconductor circuit.
  44. Glenn A. Rinne ; Joseph Daniel Mis, Methods for forming integrated redistribution routing conductors and solder bumps.
  45. Rinne,Glenn A.; Mis,J. Daniel, Methods of forming bumps using barrier layers as etch masks.
  46. Nair, Krishna K.; Rinne, Glenn A.; Batchelor, William E., Methods of forming electronic structures including conductive shunt layers and related structures.
  47. Nair,Krishna K.; Rinne,Glenn A.; Batchelor,William E., Methods of forming electronic structures including conductive shunt layers and related structures.
  48. Mis, J. Daniel; Adema, Gretchen; Bumgarner, Susan; Chilukuri, Pooja; Rinne, Christine; Rinne, Glenn, Methods of forming lead free solder bumps.
  49. Rinne, Glenn A., Methods of forming metal layers using multi-layer lift-off patterns.
  50. Mis,J. Daniel, Methods of forming solder bumps on exposed metal pads.
  51. Rinne,Glenn A., Methods of providing solder structures for out plane connections.
  52. Jan,Jong Rong; Lu,Tsai Hua; Chiu,Sao Ling; Kung,Ling Chen, Methods of selectively bumping integrated circuit substrates and related structures.
  53. Akram Salman, Microbump interconnect for semiconductor dice.
  54. Little Wendell L. ; Curry Stephen M. ; Grider Steven N. ; Thrower Mark L. ; Hass Steven N. ; Bolan Michael L. ; Fieseler Ricky D. ; Harrington Bradley M., Microcircuit with memory that is protected by both hardware and software.
  55. Wang Tsing-Chow, Microelectronic fabrication having formed therein terminal electrode structure providing enhanced barrier properties.
  56. Wang, Tsing-Chow, Microelectronic fabrication having formed therein terminal electrode structure providing enhanced barrier properties.
  57. Kajiwara, Ryoichi; Koizumi, Masahiro; Morita, Toshiak; Takahashi, Kazuya; Kishimoto, Munehisa; Ishii, Shigeru; Hirashima, Toshinori; Takahashi, Yasushi; Hata, Toshiyuki; Sato, Hiroshi; Ookawa, Keiichi, Mosfet package.
  58. Kajiwara, Ryoichi; Koizumi, Masahiro; Morita, Toshiaki; Takahashi, Kazuya; Kishimoto, Munehisa; Ishii, Shigeru; Hirashima, Toshinori; Takahashi, Yasushi; Hata, Toshiyuki; Sato, Hiroshi; Ookawa, Keiichi, Mosfet package.
  59. Batchelor, William E.; Rinne, Glenn A., Non-Circular via holes for bumping pads and related structures.
  60. Akram Salman ; Farnworth Warren M., Non-oxidizing touch contact interconnect for semiconductor test systems and method of fabrication.
  61. Rinne,Glenn A., Optical structures including liquid bumps and related methods.
  62. Shih, Chao-Wen, Package substrate having electrically connecting structure.
  63. Lin, Mou-Shiung; Lee, Jin-Yuan; Lei, Ming-Ta; Huang, Ching-Cheng, Post passivation metal scheme for high-performance integrated circuit devices.
  64. Hu,Yongjun, Process for forming a diffusion barrier material nitride film.
  65. Yongjun Hu, Process for forming a diffusion-barrier-material nitride film.
  66. Hu Yongjun, Process for forming a film composed of a nitride of a diffusion barrier material.
  67. Hu, Yongjun, Process for forming a nitride film.
  68. Hu Yongjun (Boise ID), Process for manufacturing a large grain tungsten nitride film and process for manufacturing a lightly nitrided titanium.
  69. Farrar,Paul A., Selective deposition of solder ball contacts.
  70. Kajiwara, Ryoichi; Koizumi, Masahiro; Morita, Toshiaki; Takahashi, Kazuya; Kishimoto, Munehisa; Ishii, Shigeru; Hirashima, Toshinori; Takahashi, Yasushi; Hata, Toshiyuki; Sato, Hiroshi; Ookawa, Keiichi, Semiconductor device.
  71. Rinne, Glenn A., Solder structures for out of plane connections.
  72. Mis, J. Daniel; Adema, Gretchen; Bumgarner, Susan; Chilukuri, Pooja; Rinne, Christine; Rinne, Glenn, Solder structures including barrier layers with nickel and/or copper.
  73. Farnworth, Warren M.; Grigg, Ford, System for fabricating solder bumps on semiconductor components.
  74. Hsiao Richard ; Robertson Neil Leslie ; Santini Hugo Alberto Emilio ; Snyder Clinton David, Tantalum adhesion layer and reactive-ion-etch process for providing a thin film metallization area.
  75. Bryant Frank R. ; Turner John E., Thin-film print head for thermal ink-jet printers.
  76. Figueredo Domingo A ; Thomas David R. ; Buonanno Mark A., Thin-film printhead device for an ink-jet printer.
  77. Figueredo Domingo A. ; Thomas David R. ; Buonanno Mark A., Thin-film printhead device for an ink-jet printer.
  78. Figueredo Domingo A. ; Thomas David R. ; Buonanno Mark A., Thin-film printhead device for an ink-jet printer.
  79. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  80. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  81. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  82. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  83. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  84. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  85. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  86. Bohr, Mark T., Wafer passivation structure and method of fabrication.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로