$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

High frequency switching device 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H03K-017/60
출원번호 US-0281764 (1988-12-09)
발명자 / 주소
  • Ezzeddine Amin K. (Plainsboro NJ)
출원인 / 주소
  • Grumman Corporation (Bethpage NY 02)
인용정보 피인용 횟수 : 54  인용 특허 : 4

초록

A high frequency switch includes at least two transistors connected in series. By connecting the transistors in series the power handling capability can be increased by a factor of N2, where N is the number of transistors connected in series. The series is isolated by high impedance resistors and th

대표청구항

A high frequency switch comprising: at least two field-effect transistors, each including a control electrode and two other electrodes, connected to each other in series between a high frequency electric signal source and reference potential means for providing a reference potential, said two other

이 특허에 인용된 특허 (4)

  1. Baker Richard H. (Bedford MA), Biasing methods and circuits for series connected transistor switches.
  2. Martinkovic ; David John, High speed-high voltage switching with low power consumption.
  3. Kawakami Kenneth (Sunnyvale CA), Series biasing scheme for field effect transistors.
  4. Rambert Bernard (Chatillon Sous Bagneux FRX), Voltage-switching device.

이 특허를 인용한 특허 (54)

  1. Willard, Simon Edward; Ranta, Tero Tapio, AC coupling modules for bias ladders.
  2. Dribinsky, Alexander; Kim, Tae Youn; Kelly, Dylan J.; Brindle, Christopher N., Circuit and method for controlling charge injection in radio frequency switches.
  3. Shapiro, Eric S.; Allison, Matt, Circuit and method for improving ESD tolerance and switching speed.
  4. Ranta, Tero Tapio; Bawell, Shawn; Greene, Robert W.; Brindle, Christopher N.; Englekirk, Robert Mark, Devices and methods for improving voltage handling and/or bi-directionality of stacks of elements when connected between terminals.
  5. Ranta, Tero Tapio; Bawell, Shawn; Greene, Robert W.; Brindle, Christopher N.; Englekirk, Robert Mark, Devices and methods for improving voltage handling and/or bi-directionality of stacks of elements when connected between terminals.
  6. Ranta, Tero Tapio; Bawell, Shawn; Greene, Robert W.; Brindle, Christopher N.; Englekirk, Robert Mark, Devices and methods for improving voltage handling and/or bi-directionality of stacks of elements when connected between terminals.
  7. Bawell, Shawn; Broughton, Robert; Bacon, Peter; Greene, Robert W.; Ranta, Tero Tapio, Digitally tuned capacitors with tapered and reconfigurable quality factors.
  8. Karl-Otto Dohnke DE; Heinz Mitlehner DE; Dietrich Stephani DE; Benno Weis DE, Electronic switching device having at least two semiconductor components.
  9. Bhutta, Imran Ahmed, Electronically variable capacitor and RF matching network incorporating same.
  10. Hidaka,Kenichi; Tara,Katsushi; Nakatsuka,Tadayoshi, High frequency switch circuit.
  11. Tonami Yoshiyuki,JPX ; Yoshida Goro,JPX ; Yamashita Kazuo,JPX, High power FET switch.
  12. Mulawski, Steven A.; Tajima, Yusuke, High power radio frequency (RF) switch.
  13. Pengelly,Raymond Sydney, High power, high frequency switch circuits using strings of power transistors.
  14. Bhutta, Imran Ahmed, High speed high voltage switching circuit.
  15. Bhutta, Imran, High voltage switching circuit.
  16. Nakatsuka, Tadayoshi; Tara, Katsushi; Fukumoto, Shinji, High-frequency switching device and semiconductor.
  17. Nakatsuka,Tadayoshi; Tara,Katsushi; Fukumoto,Shinji, High-frequency switching device and semiconductor.
  18. Nakatsuka,Tadayoshi; Tara,Katsushi; Fukumoto,Shinji, High-frequency switching device and semiconductor device.
  19. Nobbe, Dan William; Olson, Chris; Kovac, David, Hot carrier injection compensation.
  20. Burgener, Mark L.; Cable, James S., Integrated RF front end with stacked transistor switch.
  21. Burgener, Mark L.; Cable, James S., Integrated RF front end with stacked transistor switch.
  22. Burgener, Mark L.; Cable, James S., Integrated RF front end with stacked transistor switch.
  23. Burgener, Mark L.; Cable, James S., Integrated RF front end with stacked transistor switch.
  24. Hollmer,Shane C., Method and apparatus for avoiding gated diode breakdown in transistor circuits.
  25. Ranta, Tero Tapio, Method and apparatus for use in digitally tuning a capacitor in an integrated circuit device.
  26. Brindle, Christopher N.; Stuber, Michael A.; Kelly, Dylan J.; Kemerling, Clint L.; Imthurn, George P.; Welstand, Robert B.; Burgener, Mark L., Method and apparatus for use in improving linearity of MOSFETs using an accumulated charge sink.
  27. Brindle, Christopher N.; Stuber, Michael A.; Kelly, Dylan J.; Kemerling, Clint L.; Imthurn, George; Welstand, Robert B.; Burgener, Mark L., Method and apparatus for use in improving linearity of MOSFETs using an accumulated charge sink.
  28. Brindle, Christopher N.; Deng, Jie; Genc, Alper; Yang, Chieh-Kai, Method and apparatus for use in improving linearity of MOSFETs using an accumulated charge sink-harmonic wrinkle reduction.
  29. Brindle, Christopher N.; Deng, Jie; Genc, Alper; Yang, Chieh-Kai, Method and apparatus for use in improving linearity of MOSFETs using an accumulated charge sink-harmonic wrinkle reduction.
  30. Stuber, Michael A.; Brindle, Christopher N.; Kelly, Dylan J.; Kemerling, Clint L.; Imthurn, George P.; Burgener, Mark L.; Dribinsky, Alexander; Kim, Tae Youn, Method and apparatus improving gate oxide reliability by controlling accumulated charge.
  31. Stuber, Michael A.; Brindle, Christopher N.; Kelly, Dylan J.; Kemerling, Clint L.; Imthurn, George P.; Welstand, Robert B.; Burgener, Mark L.; Dribinsky, Alexander; Kim, Tae Youn, Method and apparatus improving gate oxide reliability by controlling accumulated charge.
  32. Reedy, Ronald Eugene; Nobbe, Dan William; Ranta, Tero Tapio; Liss, Cheryl V.; Kovac, David, Methods and apparatuses for use in tuning reactance in a circuit device.
  33. Ranta, Tero Tapio, Positive logic digitally tunable capacitor.
  34. Facchini, Marc; Bacon, Peter, Power splitter with programmable output phase shift.
  35. Bhutta, Imran Ahmed, RF impedance matching network.
  36. Bhutta, Imran Ahmed, RF impedance matching network.
  37. Bhutta, Imran Ahmed, RF impedance matching network.
  38. Bhutta, Imran Ahmed, RF impedance matching network.
  39. Mavretic, Anton, RF impedance matching network.
  40. Mavretic, Anton, RF impedance matching network.
  41. Beaudin, Steve Andre; Meir, Moshe; Narayanaswami, Ramakrishna Sekhar; Hochdorf, Eyal, Radio frequency front end transmit and receive path switch gain.
  42. Miyazawa, Naoyuki, Radio frequency switch.
  43. Lu, Jianhua; Bacon, Peter; Alidio, Raul Inocencio; Sekar, Vikram, Radio frequency switching circuit with distributed switches.
  44. Lu, Jianhua; Bacon, Peter; Alidio, Raul Inocencio; Sekar, Vikram, Radio frequency switching circuit with distributed switches.
  45. Olson, Chris, Semiconductor devices with switchable ground-body connection.
  46. Carroll, Michael; Kerr, Daniel Charles; Iversen, Christian Rye; Mason, Philip; Costa, Julio; Spears, Edward T., Semiconductor radio frequency switch with body contact.
  47. Burgener, Mark L.; Cable, James S., Switch circuit and method of switching radio frequency signals.
  48. Burgener, Mark L.; Cable, James S., Switch circuit and method of switching radio frequency signals.
  49. Mavretic, Anton, Switching circuit.
  50. Mavretic, Anton, Switching circuit.
  51. Mavretic, Anton, Switching circuit for RF currents.
  52. Bakalski, Winfried; Steltenpohl, Anton; Taddiken, Hans, System and method for driving radio frequency switch.
  53. Englekirk, Robert Mark, Tuning capacitance to enhance FET stack voltage withstand.
  54. Englekirk, Robert Mark, Tuning capacitance to enhance FET stack voltage withstand.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로