$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Subthreshold CMOS amplifier with offset adaptation 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H03F-003/45
출원번호 US-0282176 (1988-12-09)
발명자 / 주소
  • Mead Carver A. (Pasadena CA) Allen Timothy P. (Palo Alto CA)
출원인 / 주소
  • Synaptics, Inc. (San Jose CA 02)
인용정보 피인용 횟수 : 191  인용 특허 : 1

초록

An integrated circuit amplifier having a random input offset voltage is adaptable such that the input offset voltage may be cancelled out. An input node is a floating input node and is coupled to a source of input signal by a first capacitor. A second capacitor is connected between the output of the

대표청구항

An analog MOS inverting amplifier fabricated as a part of an integrated circuit, said amplifier having a gain of magnitude much larger than 1, including: an output node, an inverting input node, said input node being a floating node forming the gate of at least one MOS transistor, a first capacitor

이 특허에 인용된 특허 (1)

  1. Allen Bert L. (Los Altos CA) Forouhi A. Rahim (San Jose CA), EPROM with ultraviolet radiation transparent silicon nitride passivation layer.

이 특허를 인용한 특허 (191)

  1. Walsh, Paul; Klein, Hans W.; O'Donoghue, Keith; Anderson, Erik; Hancioglu, Erhan; Rohilla, Gajender, Active integrator for a capacitive sense array.
  2. Diorio,Christopher J.; Cooper,Scott Anthony; Hyde,John D.; Sarajedini,Amir; Sundstrom,Kurt Eugene, Adaptable bandwidth RFID tags.
  3. Hyde, John D.; Sundstrom, Kurt E., Adaptable detection threshold for RFID tags and chips.
  4. Thewes Roland,DEX ; Weber Werner,DEX ; Luck Andreas,DEX ; Wohlrab Erdmute,DEX ; Schmitt-Landsiedel Doris,DEX, Amplifier with neuron MOS transistors.
  5. Owen, William H., Analog floating gate voltage sense during dual conduction programming.
  6. Mar, Monte, Apparatus and method for programmable power management in a programmable analog circuit block.
  7. Peng, Tao; Qin, Zheng, Apparatus and method for reducing average scan rate to detect a conductive object on a sensing device.
  8. Peng, Tao; Qin, Zheng, Apparatus and method for reducing average scan rate to detect a conductive object on a sensing device.
  9. Owen, William H., Apparatus for feedback using a tunnel device.
  10. Hyde, John D.; Figueroa, Miguel E.; Humes, Todd E.; Diorio, Christopher J.; Hass, Terry D.; Lindhorst, Chad A., Apparatus for trimming high-resolution digital-to-analog converter.
  11. Feen, Ken; Coquerel, Laurent; Jeyapaul, Richardson; Cleary, John Anthony, Automatic environmental compensation of capacitance based proximity sensors.
  12. Sullam, Bert; Kutz, Harold; Mar, Monte; Thiagaragen, Eashwar; Williams, Timothy; Wright, David G., Autonomous control in a programmable system.
  13. Minch Bradley A. ; Hasler Paul E. ; Diorio Christopher J. ; Mead Carver A., Autozeroing floating gate amplifier.
  14. Colleran, William T.; Humes, Todd E.; Diorio, Christopher J., Autozeroing floating-gate amplifier.
  15. Colleran,William T.; Humes,Todd E.; Diorio,Christopher J., Autozeroing floating-gate amplifier.
  16. Minch Bradley A. ; Hasler Paul E. ; Diorio Christopher J. ; Mead Carver A., Autozeroing floating-gate amplifier.
  17. XiaoPing, Jiang; GuangHai, Li, Bidirectional slider with delete function.
  18. Wilson, Cole; Fuller, Thomas Middleton Rutledge; Lee, Mark; Bokma, Louis; Best, Andrew, Capacitance measurement system and methods.
  19. Snyder,Warren S.; Ess,David Van, Capacitance sensor using relaxation oscillators.
  20. Kremin, Viktor, Capacitance to code converter with sigma-delta modulator.
  21. Kremin, Viktor, Capacitance to code converter with sigma-delta modulator.
  22. Maharyta, Andriy; Kremin, Viktor, Capacitance to frequency converter.
  23. Maharyta, Andriy; Kremin, Viktor, Capacitance to frequency converter.
  24. Kremin, Viktor; Ryshtun, Andriy, Capacitive field sensor with sigma-delta modulator.
  25. Ryshtun, Andriy; Kremin, Victor, Capacitive field sensor with sigma-delta modulator.
  26. Ryshtun, Andriy; Kremin, Victor, Capacitive field sensor with sigma-delta modulator.
  27. Kuhn,Jay A., Capacitive level shifting for analog signal processing.
  28. Peterson, Jonathan, Capacitive sense touch device with hysteresis threshold.
  29. Maharita, Andrey, Charge accumulation capacitance sensor with linear transfer characteristic.
  30. Wright, David G.; Williams, Timothy J., Circuit and method for improving the accuracy of a crystal-less oscillator having dual-frequency modes.
  31. Oliver, Ronald A.; Diorio, Christopher J.; Humes, Todd E., Circuits for RFID tags with multiple non-independently driven RF ports.
  32. Synder, Warren; Sullam, Bert, Clock driven dynamic datapath chaining.
  33. Owen,William H., Comparator circuit with built-in programmable floating gate voltage reference.
  34. Nemecek, Craig, Conditional branching in an in-circuit emulation system.
  35. Best, Andrew; Ogami, Kenneth; Zhaksilikov, Marat, Configuration of programmable IC design elements.
  36. Diorio, Christopher J.; Lindhorst, Chad A.; Srinivas, Shailendra; Pesavento, Alberto; Gilliland, Troy N., Counteracting overtunneling in nonvolatile memory cells.
  37. Diorio,Christopher J.; Lindhorst,Chad A.; Srinivas,Shailendra; Pesavento,Alberto; Gilliland,Troy N., Counteracting overtunneling in nonvolatile memory cells using charge extraction control.
  38. Esterberg,Aanand, Decoding with memory in RFID system.
  39. Esterberg,Aanand, Decoding with memory in RFID system.
  40. Owen, William H., Differential dual floating gate circuit and method for programming.
  41. Owen, William H., Differential floating gate circuit and method for programming.
  42. Lindhorst, Chad A.; Diorio, Christopher J.; Gilliland, Troy N.; Pesavento, Alberto; Srinivas, Shail; Ma, Yanjun; Hass, Terry; Rahimi, Kambiz, Differential floating gate nonvolatile memories.
  43. Chang, Kun-Yung Ken; Li, Yingxuan; Sidiropoulos, Stefanos, Dual loop phase lock loops using dual voltage supply regulators.
  44. Synder, Warren; Sullam, Bert, Dynamically configurable and re-configurable data path.
  45. Diorio,Christopher J.; Bridges,Seth W.; Esterberg,Aanand; Colleran,William T., Error recovery in RFID reader systems.
  46. Nemecek, Craig; Roe, Steve, External interface for event architecture.
  47. Owen, William H., Floating gate analog voltage feedback circuit.
  48. Owen,William H., Floating gate analog voltage level shift circuit and method for producing a voltage reference that operates on a low supply voltage.
  49. Diorio, Christopher J.; Humes, Todd E., Floating-gate semiconductor structures.
  50. Diorio, Christopher J.; Humes, Todd E., Floating-gate semiconductor structures.
  51. Diorio,Christopher J.; Humes,Todd E., Floating-gate semiconductor structures.
  52. Pleis, Mathew A; Ogami, Kenneth Y; Zhaksilikov, Marat, Graphical user interface for dynamically reconfiguring a programmable device.
  53. Pleis, Matthew A.; Ogami, Kenneth Y.; Zhaksilikov, Marat, Graphical user interface for dynamically reconfiguring a programmable device.
  54. Anderson, Doug, Graphical user interface with user-selectable list-box.
  55. Wong Sau C., High data rate write process for non-volatile flash memories.
  56. Wong, Sau C., High data rate write process for non-volatile flash memories.
  57. Wong, Sau C., High data rate write process for non-volatile flash memories.
  58. Wong,Sau C., High data rate write process for non-volatile flash memories.
  59. Wong Sau C. (Hillsborough CA) So Hock C. (Redwood City CA), High resolution analog storage EPROM and flash EPROM.
  60. Wong Sau C. (Hillsborough CA) So Hock C. (Redwood City CA), High resolution analog storage EPROM and flash EPROM.
  61. Wong Sau C. ; So Hock C., High-bandwidth read and write architectures for non-volatile memories.
  62. Bernard,Fr?d?ric J.; Diorio,Christopher J.; Gilliland,Troy N.; Pesavento,Alberto; Raby,Kaila G; Hass,Terry D.; Hyde,John D., High-voltage switches in single-well CMOS processes.
  63. Diorio Christopher J. ; Hasler Paul E. ; Minch Bradley A. ; Mead Carver A., Hole impact ionization mechanism of hot electron injection and four-terminal .rho.FET semiconductor structure for long-.
  64. Pesavento, Alberto, Hybrid non-volatile memory.
  65. Nemecek, Craig; Roe, Steve, In-circuit emulator and pod synchronized boot.
  66. Seguine, Dennis R., Input/output multiplexer bus.
  67. Sequine, Dennis R., Input/output multiplexer bus.
  68. Wang, Bin; Wang, Shih-Hsin; Colleran, William T., Inverter non-volatile memory cell and array system.
  69. Hyde, John D.; Kaplan, David L., Method and apparatus for calibration of an array of scaled electronic circuit elements.
  70. Owen, William H., Method and apparatus for dual conduction analog programming.
  71. Diorio,Christopher J.; Humes,Todd E., Method and apparatus for programming single-poly pFET-based nonvolatile memory cells.
  72. Diorio,Christopher J.; Humes,Todd E., Method and apparatus for programming single-poly pFET-based nonvolatile memory cells.
  73. Diorio,Christopher J.; Humes,Todd E., Method and apparatus for programming single-poly pFET-based nonvolatile memory cells.
  74. Diorio,Christopher J.; Humes,Todd E., Method and apparatus for programming single-poly pFET-based nonvolatile memory cells.
  75. Wright, David, Method and apparatus for sensing the force with which a button is pressed.
  76. Diorio Christopher J. ; Hasler Paul E. ; Minch Bradley A. ; Mead Carver A., Method for implementing a learning function.
  77. Perrin, Jon; Seguine, Dennis, Method for parameterizing a user module.
  78. Mahartya, Andriy, Methods and circuits for measuring mutual and self capacitance.
  79. Maharyta, Andriy, Methods and circuits for measuring mutual and self capacitance.
  80. Maharyta, Andriy, Methods and circuits for measuring mutual and self capacitance.
  81. Maharyta, Andriy, Methods and circuits for measuring mutual and self capacitance.
  82. Maharyta, Andriy, Methods and circuits for measuring mutual and self capacitance.
  83. Snyder, Warren S.; Mar, Monte, Microcontroller programmable system on a chip.
  84. Snyder, Warren S.; Mar, Monte, Microcontroller programmable system on a chip.
  85. Snyder, Warren S.; Mar, Monte, Microcontroller programmable system on a chip.
  86. Snyder, Warren, Microcontroller programmable system on a chip with programmable interconnect.
  87. Snyder, Warren S, Microcontroller programmable system on a chip with programmable interconnect.
  88. McDonald, John; Pearson, Jon; Ogami, Kenneth; Anderson, Doug, Model for a hardware device-independent method of defining embedded firmware for programmable systems.
  89. XiaoPing, Jiang, Multi-function slider in touchpad.
  90. Kremin, Viktor; Maharita, Andriy, Multi-functional capacitance sensing circuit with a current conveyor.
  91. Kremin, Viktor; Maharyta, Andriy, Multi-mode capacitive sensing device and method with current conveyor.
  92. Olson, Dana; Moyal, Nathan, Multi-touch sensing method.
  93. Murai Kazumasa (Kanagawa JPX), Nonlinear operation unit and data processing apparatus using the nonlinear operation unit.
  94. Seguine, Ryan D., Normalizing capacitive sensor array signals.
  95. Seguine, Ryan D., Normalizing capacitive sensor array signals.
  96. Kutz, Harold, Numerical band gap.
  97. Schauer, Justin M.; Hopkins, II, Robert David; Drost, Robert J., Offset cancellation for DC isolated nodes.
  98. Schauer, Justin M.; Hopkins, Robert David; Drost, Robert J., Offset cancellation for DC isolated nodes.
  99. Lindhorst, Chad A.; Humes, Todd E.; Horch, Andrew E.; Allen, III, Ernest, One time programmable memory test structures and methods.
  100. Owen, William H., Output voltage compensating circuit and method for a floating gate reference voltage generator.
  101. Snyder, Warren S.; Mar, Monte, PSOC architecture.
  102. Snyder, Warren; Mar, Monte, PSOC architecture.
  103. Snyder, Warren S.; Mar, Monte, PSoC architecture.
  104. Snyder, Warren S.; Mar, Monte, PSoC architecture.
  105. Wong Sau C. (Hillsborough CA) So Hock C. (Redwood City CA), Pipelined record and playback for analog non-volatile memory.
  106. Verge, Gregory J.; Page, Andrew C., Position and usage based prioritization for capacitance sense interface.
  107. Ogami, Kenneth Y., Power management architecture, method and configuration system.
  108. Ogami, Kenneth Y., Power management architecture, method and configuration system.
  109. Hiroshi Kimura JP, Preamplifier for optical receivers.
  110. Snyder, Warren, Programmable microcontroller architecture.
  111. Snyder, Warren; Mar, Monte, Programmable microcontroller architecture(mixed analog/digital).
  112. Snyder, Warren; Mar, Monte, Programmable microcontroller architecture(mixed analog/digital).
  113. Thiagarajan, Eashwar; Sivadasan, Mohandas Palatholmana; Rohilla, Gajender; Kutz, Harold; Mar, Monte, Programmable sigma-delta analog-to-digital converter.
  114. Snyder, Warren; Maheshwari, Dinesh; Ogami, Kenneth; Hastings, Mark, Providing hardware independence to automate code generation of processing device firmware.
  115. Hyde,John D.; Diorio,Christopher J., RFID readers and tags transmitting and receiving waveform segment with ending-triggering transition.
  116. Hyde,John D.; Diorio,Christopher J., RFID readers and tags transmitting and receiving waveform segment with ending-triggering transition.
  117. Diorio,Christopher J.; Cooper,Scott Anthony, RFID readers transmitting preambles denoting communication parameters and RFID tags interpreting the same and methods.
  118. Hyde, John D.; Diorio, Christopher J., RFID readers transmitting preambles denoting data rate and methods.
  119. Desmons, Dimitri C.; Oliver, Ronald A.; Diorio, Christopher J.; Humes, Todd E., RFID tag uncoupling one of its antenna ports and methods.
  120. Ma, Yanjun; Colleran, William T.; Gutnik, Vadim, RFID tag with redundant non-volatile memory cell.
  121. Hyde, John D.; Onen, Omer; Oliver, Ronald A., RFID tags combining signals received from multiple RF ports.
  122. Hyde,John D.; Onen,Omer; Oliver,Ronald A., RFID tags combining signals received from multiple RF ports.
  123. Pesavento, Alberto; Langlinais, Jamie L., Radio frequency (RFID) tag including configurable single bit/dual bits memory.
  124. Oliver,Ronald A., Radio frequency identification tag antenna assembly.
  125. Oliver,Ronald A., Radio frequency identification tag antenna assembly.
  126. Oliver,Ronald A., Radio frequency identification tag antenna assembly.
  127. Oliver,Ronald A., Radio frequency identification tag antenna assembly.
  128. Oliver,Ronald A., Radio frequency identification tag antenna assembly.
  129. Oliver,Ronald A., Radio frequency identification tag antenna assembly.
  130. Oliver,Ronald A., Radio frequency identification tag antenna assembly.
  131. Oliver,Ronald A., Radio frequency identification tag antenna assembly.
  132. Oliver,Ronald A., Radio frequency identification tag antenna assembly.
  133. Oliver,Ronald A., Radio frequency identification tag antenna assembly.
  134. Oliver,Ronald A., Radio frequency indentification tag antenna assembly.
  135. Owen,William H., Ramp down method and apparatus for stabilizing charge on a floating gate.
  136. Walsh, Paul; Zhang, Zheyao; Kremin, Viktor, Receive demodulator for capacitive sensing.
  137. Walsh, Paul; Zhang, Zheyao; Kremin, Viktor, Receive demodulator for capacitive sensing.
  138. Pleis, Matthew A.; Sullam, Bert; Lesher, Todd, Reconfigurable testing system and method.
  139. Wright, David G., Reducing sleep current in a capacitance sensing system.
  140. Wright, David G., Reducing sleep current in a capacitance sensing system.
  141. Ma, Yanjun; Colleran, William T.; Gutnik, Vadim, Redundant non-volatile memory cell.
  142. Diorio,Christopher J.; Bernard,Fr?d?ric J.; Humes,Todd E.; Pesavento,Alberto, Rewriteable electronic fuses.
  143. Diorio,Christopher J.; Bernard,Fr?d?ric J.; Humes,Todd E.; Pesavento,Alberto, Rewriteable electronic fuses.
  144. Diorio,Christopher J.; Bernard,Fr��d��ric J.; Humes,Todd E.; Pesavento,Alberto, Rewriteable electronic fuses.
  145. Vulih Salomon ; Preslar Donald R. ; Jochum Thomas A., Sample-and-hold circuit having reduced amplifier offset effects and related methods.
  146. Vulih Salomon ; Preslar Donald R. ; Jochum Thomas A., Sample-and-hold circuit having reduced parasitic diode effects and related methods.
  147. Preslar Donald R. ; Vulih Salomon, Sample-and-hold circuit having reduced subthreshold conduction effects and related methods.
  148. Okamoto Yuji,JPX ; Funahashi Norio,JPX, Semiconductor device.
  149. Diorio Christopher J. (Torrance CA) Hasler Paul E. (Pasadena CA) Minch Bradley A. (Pasadena CA) Mead Carver A. (Pasadena CA), Semiconductor structure for long term learning.
  150. Qin, Zheng; Peng, Tao, Setting a discharge rate and a charge rate of a relaxation oscillator circuit.
  151. Nemecek, Craig, Sleep and stall in an in-circuit emulation system.
  152. Snyder, Warren S., Successive approximate capacitance measurement circuit.
  153. Snyder,Warren S., Successive approximate capacitance measurement circuit.
  154. Ogami, Kenneth; Best, Andrew; Zhaksilikov, Marat, System and method for controlling a target device.
  155. Anderson, Douglas H.; Ogami, Kenneth Y., System and method for dynamically generating a configuration datasheet.
  156. Ogami, Kenneth Y.; Hood, Frederick R., System and method for performing next placements and pruning of disallowed placements for programming an integrated circuit.
  157. Ogami, Kenneth Y.; Hood, III, Frederick R., System and method for performing next placements and pruning of disallowed placements for programming an integrated circuit.
  158. Moyal, Nathan; Olson, Dana, System and method to measure capacitance of capacitive sensor array.
  159. Sullam, Bert; Snyder, Warren; Mohammed, Haneef, System level interconnect with programmable switching.
  160. Sullam, Bert; Snyder, Warren; Mohammed, Haneef, System level interconnect with programmable switching.
  161. Lee, Mark R.; Seguine, Ryan D., Technique for increasing the sensitivity of capacitive sense arrays.
  162. Lee, Mark R.; Seguine, Ryan D., Technique for increasing the sensitivity of capacitive sensor arrays.
  163. Ogami, Kenneth Y.; Anderson, Doug; Pleis, Matthew; Hood, III, Frederick Redding, Techniques for generating microcontroller configuration information.
  164. Ogami, Kenneth Y.; Anderson, Doug; Pleis, Matthew; Hood, Rick, Techniques for generating microcontroller configuration information.
  165. Owen,William H., Temperature compensation for floating gate circuits.
  166. Venkataraman, Garthik; Kutz, Harold; Mar, Monte, Temperature sensor with digital bandgap.
  167. Diorio Christopher J. ; Hasler Paul E. ; Minch Bradley A. ; Mead Carver A., Three-terminal silicon synaptic device.
  168. Bokma, Louis W.; Page, Andrew C.; Seguine, Dennis R., Touch detection techniques for capacitive touch sense systems.
  169. Bokma, Louis W.; Page, Andrew C.; Seguine, Dennis R., Touch detection techniques for capacitive touch sense systems.
  170. Bokma, Louis W.; Page, Andrew C.; Seguine, Dennis R., Touch detection techniques for capacitive touch sense systems.
  171. Peterson, Jonathan R.; Birch, Robert Michael, Touch sensing.
  172. Peterson, Jonathan; Birch, Robert, Touch sensing.
  173. Beard, Paul; Woodings, Ryan Winfield, Touch wake for electronic devices.
  174. Peng, Tao; Qin, Zheng, Touch-sensor with shared capacitive sensors.
  175. Owen, William H., Tunnel device level shift circuit.
  176. Owen,William H., Tunnel device level shift circuit.
  177. Seguine,Ryan D., Uninterrupted radial capacitive sense interface.
  178. Diorio,Christopher J.; Humes,Todd E.; Oliver,Ronald A.; Colleran,William T.; Cooper,Scott A., Use of analog-valued floating-gate transistors for parallel and serial signal processing.
  179. Diorio,Christopher J.; Humes,Todd E.; Oliver,Ronald A.; Colleran,William T.; Cooper,Scott A., Use of analog-valued floating-gate transistors for parallel and serial signal processing.
  180. Diorio,Christopher J.; Humes,Todd E.; Oliver,Ronald A.; Colleran,William T.; Cooper,Scott A., Use of analog-valued floating-gate transistors for parallel and serial signal processing.
  181. Diorio,Christopher J.; Humes,Todd E.; Oliver,Ronald A.; Colleran,William T.; Cooper,Scott A., Use of analog-valued floating-gate transistors for parallel and serial signal processing.
  182. Diorio,Christopher J.; Humes,Todd E.; Oliver,Ronald A.; Colleran,William T.; Cooper,Scott A., Use of analog-valued floating-gate transistors for parallel and serial signal processing.
  183. Diorio,Christopher J.; Humes,Todd E.; Thomas,Michael, Use of analog-valued floating-gate transistors to match the electrical characteristics of interleaved and pipelined circuits.
  184. Bartz, Manfred; Zhaksilikov, Marat; Anderson, Doug, User interface for efficiently browsing an electronic document using data-driven tabs.
  185. Sivadasan, Mohandas Palatholmana; Rohilla, Gajendar, Voltage controlled oscillator delay cell and method.
  186. Wong Sau C. (Hillsborough CA) So Hock C. (Redwood City CA), Write circuits for analog memory.
  187. Pesavento, Alberto, pFET nonvolatile memory.
  188. Pesavento, Alberto; Hyde, John D., pFET nonvolatile memory.
  189. Pesavento,Alberto; Bernard,Fr?d?ric J.; Hyde,John D., pFET nonvolatile memory.
  190. Diorio Christopher J. ; Mead Carver A., pMOS EEPROM non-volatile data storage.
  191. Diorio Christopher J. ; Mead Carver A., pMOS analog EEPROM cell.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로