$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

[미국특허] Electronic package with integrated distributed decoupling capacitors 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-023/02
출원번호 US-0300681 (1989-01-19)
발명자 / 주소
  • Brown Michael B. (Binghamton NY) Ebert William S. (Endicott NY) Olson Leonard T. (Endwell NY) Sloma Richard R. (Endicott NY)
출원인 / 주소
  • International Business Machines Corporation (Armonk NY 02)
인용정보 피인용 횟수 : 41  인용 특허 : 22

초록

A semiconductor chip carrier includes a plurality of distributed high frequency decoupling capacitors as an integral part of the carrier. The distributed capacitors are formed as a part of the first and second layers of metallurgy and separated by a layer of thin film dielectric material built up on

대표청구항

An electronic packaging structure comprising: (a) a substrate; (b) a layer of metallurgy on the substrate, said layer of metallurgy having a pad for unitary intermetallic electrical connections and including at least one portion forming a first plate of a capacitor; (c) a dielectric layer covering t

이 특허에 인용된 특허 (22) 인용/피인용 타임라인 분석

  1. Bajorek Christopher H. (Goldens Bridge NY) Chance Dudley A. (Danbury CT) Ho Chung W. (Chappaqua NY), Capacitive chip carrier and multilayer ceramic capacitors.
  2. Thompson David A. (South Salem NY), Chip package with high capacitance, stacked vlsi/power sheets extending through slots in substrate.
  3. Jordan Lester J. (Smethport PA) Platko Steve (Bradford PA), Electrical device assembly and method.
  4. Gazdik Charles E. (Endicott NY) McBride Donald G. (Binghamton NY), Electronic package assembly method.
  5. Ikeno Hitoshi (Tokyo JPX), Hermetically sealed package.
  6. Ecker Mario E. (Poughkeepsie NY) Olson Leonard T. (Jericho VT), High density interconnection means for chip carriers.
  7. Scandurra, Aldo M., High isolation multicoupling apparatus.
  8. Doo Ven Y. (Poughkeepsie NY), High performance integrated circuit semiconductor package and method of making.
  9. Fraser ; Jr. Donald L. (Warren Township ; Somerset County NJ) Tompsett Michael F. (New Providence NJ), High-ratio-accuracy capacitor geometries for integrated circuits.
  10. Leary Burton (Hingham MA) Silverio Shaun (Beverly MA), High-speed wire wrap board.
  11. Miyauchi Akira (Kawasaki JPX) Nishimoto Hiroshi (Tokyo JPX) Okiyama Tadashi (Kawasaki JPX) Kitasagami Hiroo (Kawasaki JPX) Sugimoto Masahiro (Yokosuka JPX) Tamada Haruo (Yokohama JPX) Emori Shinji (U, Integrated circuit device having stacked conductive layers connecting circuit elements therethrough.
  12. Ciccio Joseph A. (Winchester MA) Thun Rudolf E. (Carlisle MA) Fardy Harry J. (Chelmsford MA), Integrated circuit device package interconnect means.
  13. Durney David J. (Holland PA) Lockhart ; Jr. James A. (Basking Ridge NJ), Integrated circuit module with integral capacitor.
  14. Ecker Mario E. (Poughkeepsie NY) Olson Leonard T. (Jericho VT), Integrated circuit package.
  15. Chance Dudley A. (Danbury CT) Kopcsay Gerard V. (Yorktown Heights NY), LSI Chip carrier with buried repairable capacitor with low inductance leads.
  16. Chance Dudley A. (Danbury CT) Ho Chung W. (Chappaqua NY) Reiley Timothy C. (Ridgefield CT), Low inductance MLC capacitor with metal impregnation and solder bar contact.
  17. Jaffe Richard A. (24115 Bessemer St. Woodland Hills CA 91367), Micromodular electronic package.
  18. Gazdik Charles E. (Endicott NY) McBride Donald G. (Binghamton NY), Multi-layer flexible film module.
  19. Bajorek Christopher H. (Goldens Bridge NY) Chance Dudley A. (Danbury CT) Ho Chung W. (Chappaqua NY) Thompson David A. (South Salem NY), Multiple layer, ceramic carrier for high switching speed VLSI chips.
  20. Ecker, Mario E.; Olson, Leonard T., Repairable multi-level overlay system for semiconductor device.
  21. Feinberg Irving (Poughkeepsie NY) Wu Leon L. (Hopewell Junction NY), Thick film capacitor having very low internal inductance.
  22. Nagashima Toshio (Yokohama JPX) Saitoh Takeshi (Yokohama JPX) Hatashita Hiroshi (Tokyo JPX) Shinagawa Mitsuhisa (Fujisawa JPX), Thick film multilayer substrate.

이 특허를 인용한 특허 (41) 인용/피인용 타임라인 분석

  1. Anthony, Anthony A.; Anthony, William M., Arrangement for energy conditioning.
  2. Anthony, Anthony A.; Anthony, William M., Arrangement for energy conditioning.
  3. Anthony, Anthony A.; Anthony, William M., Arrangement for energy conditioning.
  4. Anthony, Anthony A.; Anthony, William M., Arrangement for energy conditioning.
  5. Bloom Terry R. ; Cooper Richard O. ; Reinhard Robert L., Ball grid array R-C network with high density.
  6. Bloom Terry R. ; Cooper Richard O. ; Reinhard Robert L., Ball grid array capacitor.
  7. Bloom,Terry R., Ball grid array package.
  8. Poole, David; Bloom, Terry R.; Cooper, Richard, Ball grid array package having testing capability after mounting.
  9. Bloom Terry R. ; Burry Stephen W. ; Seffernick Lewis L. ; VandenBoom Robert M. ; Zdanys ; Jr. John, Ball grid array resistor network.
  10. Poole David L. ; Reinhard Robert L. ; Cooper Richard O. ; DeMars Richard S., Ball grid array resistor terminator network.
  11. Giri Ajay P. ; Kamath Sundar M. ; O'Connor Daniel P. ; Patel Rajesh B. ; Stoller Herbert I. ; Studzinski Lisa M. ; Walling Paul R., Direct deposit thin film single/multi chip module.
  12. Giri Ajay P. ; Kamath Sundar M. ; O'Connor Daniel P. ; Patel Rajesh B. ; Stoller Herbert I. ; Studzinski Lisa M. ; Walling Paul R., Direct deposit thin film single/multi chip module.
  13. Geissinger,John D.; Harvey,Paul M.; Kieschke,Robert R., Electronic package with integrated capacitor.
  14. Geissinger,John D.; Harvey,Paul M.; Kieschke,Robert R., Electronic package with integrated capacitor.
  15. Lewis Robert L. (Apalachin NY) Sebesta Robert D. (Endicott NY) Waits Daniel M. (Vestal NY), Electronic package with multilevel connections.
  16. Anthony, Anthony A.; Anthony, William M., Energy conditioning circuit arrangement for integrated circuit.
  17. Song,Eun Seok; Lee,Hee Seok, Integrated circuit chip package having a ring-shaped silicon decoupling capacitor.
  18. Parker Robert H. (Oakton VA) Pommer Richard J. (Canyon CA), Integrated circuit component package with integral passive component.
  19. Christensen Todd Alan ; Sheet ; II John Edward, Integrated circuit having integral decoupling capacitor.
  20. Christensen Todd Alan ; Sheets ; II John Edward, Integrated circuit having integral decoupling capacitor.
  21. Bertin Claude Louis ; Howell Wayne John ; Tonti William Robert Patrick ; Zalesnski Jerzy Maria, Integrated high-performance decoupling capacitor.
  22. Anthony, William M.; Anthony, David; Anthony, Anthony, Internally overlapped conditioners.
  23. Bloom Terry R. ; Cooper Richard O. ; Poole David L., Low cross talk ball grid array resistor network.
  24. Fung Laurie P., Low inductance decoupling capacitor arrangement.
  25. Antu,Rafael; Drews,Cathy Marie; Plomgren,David A.; Takken,Todd Edward, Method and apparatus for providing improved loop inductance of decoupling capacitors.
  26. Anthony, William M.; Anthony, David; Anthony, Anthony, Method for making internally overlapped conditioners.
  27. Kweon Young Do,KRX ; Kim Jung Jin,KRX ; Song Young Jae,KRX ; Song Young Hee,KRX ; Lee Joung Rhang,KRX, Packing structure of semiconductor packages.
  28. Ninomiya, Ryoji, Printed circuit board and electronic equipment using the board.
  29. Ryoji Ninomiya JP, Printed circuit board and electronic equipment using the board.
  30. Karlsson, Ulf G., Printed circuit board with embedded circuit component.
  31. Higgins ; Jr. Robert J. (Sunrise FL), Radio frequency filter feedthrough structure for multilayer circuit boards.
  32. Ginn Steven N. ; Hufford James N. ; Zdanys ; Jr. John ; Burry Stephen W. ; Seffernick Lewis L. ; VandenBoom Robert M., Resistor network with solder sphere connector.
  33. Farooq Mukta Shaji ; Jackson Raymond Alan ; Ray Sudipta Kumar, Reworkability method for wirebond chips using high performance capacitor.
  34. Farooq Mukta Shaji ; Jackson Raymond Alan ; Ray Sudipta Kumar, Reworkability solution for wirebound chips using high performance capacitor.
  35. Seshan, Krishna, Selectable decoupling capacitors for integrated circuit and methods of use.
  36. Seshan,Krishna, Selectable decoupling capacitors for integrated circuits and associated methods.
  37. Ouchida Takayuki,JPX, Semiconductor device.
  38. Nakano,Takashi; Tohya,Hirokazu, Semiconductor device, semiconductor circuit and method for producing semiconductor device.
  39. Endo,Mitsuyoshi; Matsuo,Mie; Takubo,Chiaki, Semiconductor device, semiconductor package member, and semiconductor device manufacturing method.
  40. Das, Rabindra N.; Egitto, Frank D.; Lauffer, John M.; Lin, How T., Substrate having internal capacitor and method of making same.
  41. Fletcher,Richard; Gershenfeld,Neil, Tuneable wireless tags using spatially inhomogeneous structures.

활용도 분석정보

상세보기
다운로드
내보내기

활용도 Top5 특허

해당 특허가 속한 카테고리에서 활용도가 높은 상위 5개 콘텐츠를 보여줍니다.
더보기 버튼을 클릭하시면 더 많은 관련자료를 살펴볼 수 있습니다.

섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로