$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Integrated circuit processing system 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • B65G-049/05
출원번호 US-0114812 (1987-10-29)
발명자 / 주소
  • Davis Cecil J. (Greenville TX) Matthews Robert (Plano TX) Bowling Robert A. (Garland TX)
출원인 / 주소
  • Texas Instruments Incorporated (Dallas TX 02)
인용정보 피인용 횟수 : 36  인용 특허 : 15

초록

A vacuum-tight wafer carrier, and a load lock suitable for use with this wafer carrier. The wafers are supported at each side by a slightly sloping shelf, so that minimal contact (line contact) is made between the wafer surface and the surface of the shelf. This reduces generation of particulates by

대표청구항

A method of fabricating integrated circuits, comprising the steps of: performing desired process steps at plural respective process stations separated by an ambient at substantially atmospheric pressure; and transporting partially fabricated integrated circuit wafers among said process stations to p

이 특허에 인용된 특허 (15)

  1. Richards Edmond A. (Marlton NJ), Apparatus for conveying a semiconductor wafer.
  2. Nakane Hisashi (Kawasaki JPX) Uehara Akira (Yokohama JPX) Miyazaki Shigekazu (Sagamihara JPX) Kiyota Hiroyuki (Hiratsuka JPX) Hijikata Isamu (Tokyo JPX), Automatic apparatus for continuous treatment of leaf materials with gas plasma.
  3. Beaver ; II Robert I. (Menlo Park CA) Adams Michael J. (San Jose CA) Prodanovich George L. (Campbell CA) Key Paul F. (San Martin CA) Rawlings Don O. (San Jose CA) Santhanam P. (Sunnyvale CA) Hunt Sus, Buffer storage apparatus for semiconductor wafer processing.
  4. Southworth Peter R. (Mission Viejo CA) Baxter Gregory R. (Orange CA), Conveyor system.
  5. Maloy, Joseph T.; Leonard, John F.; Fritts, David H., Inert atmosphere transfer vessel.
  6. Toro Lira Guillermo L. (Mountain View CA) Jensen Earl M. (San Jose CA), Integrated circuit wafer handling system.
  7. Shih Hung-Dah (Plano TX) Bennett Tommy J. (McKinney TX), MBE system with in-situ mounting.
  8. , Particle-free dockable interface for integrated circuit processing.
  9. Miller Mark C. (Chanhassen MN), Sample vessel.
  10. Millis Edwin G. (Dallas TX) Bimer Thomas C. (Albuquerque NM) Lewis Alton D. (Garland TX), Semiconductor slice cassette transport unit.
  11. Kakehi Yutaka (Hikari JPX), Semiconductor substrate transport system.
  12. Elliott David J. (147 Rice Rd. Wayland MA 01778), Transport containers for semiconductor wafers.
  13. Mirkovich Ninko T. (Novato CA) Zajac John (San Jose CA), Vacuum load lock apparatus.
  14. Mahler Peter (Obertshausen DEX), Vacuum vapor-deposition installation with a vacuum chamber, a vaporizing chamber and an evaporizing chamber.
  15. Dorenbos Frederick William (El Cerrito CA), Workpiece handling system for vacuum processing.

이 특허를 인용한 특허 (36)

  1. Masujima Sho,JPX ; Miyauchi Eisaku,JPX ; Miyajima Toshihiko,JPX ; Watanabe Hideaki,JPX, Clean transfer method and apparatus therefor.
  2. Masujima Sho,JPX ; Miyauchi Eisaku,JPX ; Miyajima Toshihiko,JPX ; Watanabe Hideaki,JPX, Clean transfer method and apparatus therefor.
  3. Phillips, Alton H., Contact material and system for ultra-clean applications.
  4. Lee,Jae Chull; Berkstresser,David, Curved slit valve door with flexible coupling.
  5. Lee, Jae-Chull; Kurita, Shinichi; White, John M.; Anwar, Suhail, Decoupled chamber body.
  6. Blattner, Jakob; Federici, Rudy, Device for storing and/or transporting plate-shaped substrates in the manufacture of electronic components.
  7. Kurita, Shinichi; Blonigan, Wendell T., Double dual slot load lock chamber.
  8. Avi Tepman ; Donald J. K. Olgado ; Allen L. D'Ambra, Dual buffer chamber cluster tool for semiconductor wafer processing.
  9. Masato M. Toshima ; Phil M. Salzman ; Steven C. Murdoch ; Cheng Wang ; Mark A. Stenholm ; James Howard ; Leonard Hall ; David Cheng, Dual cassette load lock.
  10. Toshima Masato M. ; Salzman Phil M. ; Murdoch Steven C. ; Wang Cheng ; Stenholm Mark A. ; Howard James ; Hall Leonard ; Cheng David, Dual cassette load lock.
  11. Kurita, Shinichi; Blonigan, Wendell T.; Hosokawa, Akihiro, Dual substrate loadlock process equipment.
  12. Kurita, Shinichi; Blonigan, Wendell T.; Hosokawa, Akihiro, Dual substrate loadlock process equipment.
  13. Kraus, Joseph Arthur; Strassner, James David, Dual wafer load lock.
  14. Kraus, Joseph Arthur; Strassner, James David, Dual wafer load lock.
  15. Altwood Allen ; Colborne Kelly ; Fairbairn Kevin ; Lane Christopher ; Ponnekanti Hari K. ; Sundar Satish, Front end wafer staging with wafer cassette turntables and on-the-fly wafer center finding.
  16. Cantell, Marc W.; Lasky, Jerome B.; Line, Ronald J.; Murphy, William J.; Peterson, Kirk D.; Tiwari, Prabhat, Integrated cobalt silicide process for semiconductor devices.
  17. Kurita, Shinichi; Blonigan, Wendell T.; Tanase, Yoshiaki, Large area substrate transferring method for aligning with horizontal actuation of lever arm.
  18. Kurita,Shinichi; Blonigan,Wendell T.; Tanase,Yoshiaki, Load lock chamber for large area substrate processing system.
  19. Kurita,Shinichi; Blonigan,Wendell T., Load lock chamber having two dual slot regions.
  20. Lee, Jae-Chull; Anwar, Suhail; Kurita, Shinichi, Load lock chamber with decoupled slit valve door seal compartment.
  21. Kurita,Shinichi; Blonigan,Wendell T., Method for transferring substrates in a load lock chamber.
  22. Ku, Shao-Yen; Chen, Ming-Jung; Chung, Tzu Yang; Tseng, Chi-Yun; Chuang, Rui-Ping, Methods for transporting wafers between wafer holders and chambers.
  23. Roland Bernard FR; Eric Chevalier FR, Mini-environment control system and method.
  24. Kurita, Shinichi; Anwar, Suhail; Lee, Jae-Chull, Multiple slot load lock chamber and method of operation.
  25. Murata, Tatsuya, Optical disk device and optical disk processing system having optical disk device.
  26. Murata, Tatsuya, Optical disk device and optical disk processing system having optical disk device.
  27. Tepolt Gary B., Robotic wafer handler.
  28. Langan, John Giles; McDermott, Wayne Thomas; Hsiung, Thomas Hsiao-Ling, Self evacuating micro environment system.
  29. Gallagher Gary M. (Colorado Springs CO) Wittman Boyd C. (Colorado Springs CO) Neumann Edmund B. (Corvallis OR), Semiconductor wafer cassette transport box.
  30. Babbs, Daniel; Fosnight, William; May, Robert C.; Weaver, William, Side opening unified pod.
  31. Babbs, Daniel; Fosnight, William; May, Robert C.; Weaver, William, Side opening unified pod.
  32. Fairbairn, Kevin; Barzilai, Jessica; Ponnekanti, Hari K.; Taylor, W. N. (Nick), Tandem process chamber.
  33. Tony R. Kroeker, Three chamber load lock apparatus.
  34. Thibado, Paul M.; LaBella, Vincent P.; Bullock, Daniel W., Tool and method for in situ vapor phase deposition source material reloading and maintenance.
  35. Iwai Hiroyuki,JPX ; Tanifuji Tamotsu,JPX ; Asano Takanobu,JPX ; Okura Ryoichi,JPX, Treatment apparatus.
  36. Kim, Sam Hyungsam; Lee, Jae-Chull; Sterling, William N.; Brown, Paul, Valve door with ball coupling.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로