$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

[미국특허] Programmable connector 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H04L-009/00
출원번호 US-0083258 (1987-08-06)
발명자 / 주소
  • Farago Steven (171 Forest Dr. Mount Kisco NY 10549)
인용정보 피인용 횟수 : 197  인용 특허 : 5

초록

A configurable connector between two or more devices with at least one of the devices being capable of programming the connector through an interface therewith. The connector contains programmable electronic circuitry capable of being instructed by the device whereby the connector assumes a desired

대표청구항

An electronically configurable connector, for connecting at least two discrete external electronic devices, said devices having individual housings and said connector having its own housing which contains at least two physical interface connection elements through the walls thereof, wherein, with th

이 특허에 인용된 특허 (5) 인용/피인용 타임라인 분석

  1. Wirstrom Peter (Pepper Pike OH) Cork William H. (Lake Bluff IL), Computer communications security control system.
  2. Wirstrom Peter (Pepper Pike OH) Cork William H. (Brecksville OH), Interactive security control system for computer communications and the like.
  3. Heath Chester A. (Boca Raton FL), Peripheral interface adapter circuit for use in I/O controller card having multiple modes of operation.
  4. Strong ; III William J. (Bristol CT) Olyarchik ; Jr. John (Terryville CT), Programmable electrical connector.
  5. Kleijne Theodoor A. (Dreumel NLX) Goossens Jan B. (De Bilt NLX), Security device for stored sensitive data.

이 특허를 인용한 특허 (197) 인용/피인용 타임라인 분석

  1. Rubinstein, Jonathan J.; Fadell, Anthony M.; Dorogusker, Jesse Lee; Adler, Mitchell D.; Archibald, John Wesley, Accessory authentication for electronic devices.
  2. Bhargava Vikram (Coram NY) Stratienco Daniela (Patchogue NY) Kehoe Timothy (Smithtown NY), Accessory for conversion with housing with first connection includes host cable and host connector and second connection.
  3. Callway, Edward G.; David, Glen, Adapter and method to connect a component video input television to a video providing unit.
  4. Tasler, Michael L., Analog data generating and processing device for use with a personal computer.
  5. Tasler, Michael, Analog data generating and processing device having a multi-use automatic processor.
  6. Tasler, Michael, Analog data generating and processing device having a multi-use automatic processor.
  7. Nguyen John Thai, Apparatus for a testing system with a plurality of first connection having a structural characteristic and a plurality o.
  8. Patrick J. Mullarkey, Apparatus for adjusting delay of a clock signal relative to a data signal.
  9. Bolze,R��diger; Brill,Norbert, Apparatus for administering acoustic shock waves having a removable and replaceable component with a data storage medium.
  10. Suetsugu, Junji; Nakao, Atsushi, Apparatus having communication function, method for grouping such apparatuses, and recording medium for use with such method.
  11. Lym, Kevin K.; Shima, Hisato; Smyers, Scott; Fairman, Bruce A., Application programming interface for data transfer and bus management over a bus structure.
  12. Lym, Kevin K.; Shima, Hisato; Smyers, Scott; Fairman, Bruce A., Application programming interface for data transfer and bus management over a bus structure.
  13. Smyers Scott D. ; Fairman Bruce, Application programming interface for managing and automating data transfer operations between applications over a bus structure.
  14. Peiker,Andreas, Arrangement for handling a communication device.
  15. Peiker,Andreas, Assembly comprising a mobile telephone.
  16. Smyers, Scott D., Asynchronous data pipe for automatically managing asynchronous data transfers between an application and a bus structure.
  17. Smyers, Scott D., Asynchronous data pipe for automatically managing asynchronous data transfers between an application and a bus structure.
  18. Smyers,Scott D., Asynchronous data pipe for automatically managing asynchronous data transfers between an application and a bus structure.
  19. Choi, Jae-Soon; Yoon, Hee-Jun, Audio system, and USB/UART common communication system for the same.
  20. Chan Yick Man ; Snyder Randall A. ; Lee Ming J., Authentication key management system and method.
  21. Chan Yick Man ; Snyder Randall A. ; Lee Ming J., Authentication key management system and method.
  22. Smyers,Scott D., Automatically configuring storage array including a plurality of media storage devices for storing and providing data within a network of devices.
  23. Smyers,Scott D., Automatically configuring storage array including plurality of media storage devices for storing and providing data within a network of devices.
  24. Zhu, Xuewen; Ji, Kai; Yang, Aili; Xu, Congwei, Bar code symbol reading device having intelligent data communication interface to a host system.
  25. Zhu,Xuewen; Ji,Kai; Yang,Aili; Xu,Congwei, Bar code symbol reading device having intelligent data communication interface to a host system.
  26. Fujii, Tatsuhisa; Yonemitsu, Tomotaka; Watari, Norihide, Brushless DC motor and manufacturing method thereof.
  27. Fujii, Tatsuhisa; Yonemitsu, Tomotaka; Watari, Norihide, Brushless DC motor and manufacturing method thereof.
  28. Chiang, Kevin, Circuit for converting input serial data in a plurality of possible formats into output data in parallel format by interpreting input data format indication information.
  29. Baker William P. (Salt Lake City UT) Hamilton Charles (Bountiful UT), Combined SCSI/parallel port cable.
  30. Croyle, Richard Lancaster; Cox, Simon; Briffett, Neil, Communication interface for an electronic device.
  31. Croyle, Richard; Cox, Simon; Briffett, Neil, Communication interface for an electronic device.
  32. Brown, Curtis D.; Brower, Charles J., Compact serial-to-ethernet conversion port.
  33. Rafferty Jarrod S. ; Craddock Elizabeth L., Computer and peripheral switch with USB.
  34. Patrick J. Mullarkey, Computer system having memory device with adjustable data clocking.
  35. Mullarkey, Patrick J., Computer system having memory device with adjustable data clocking using pass gates.
  36. Thornton, Barry, Computer system having reduced cabling requirements.
  37. Martinek,Michael G.; Jackson,Mark D.; Yoseloff,Mark L., Computerized gaming system, method and apparatus.
  38. Yoseloff, Mark L.; Jackson, Mark D.; Martinek, Michael G.; Brower, Donald A.; DeJournett, John L., Computerized gaming system, method and apparatus.
  39. Tantos, Andras; Carpenter, Todd L., Configurable connector for system-level communication.
  40. Tantos, Andras; Carpenter, Todd L., Configurable connector for system-level communication.
  41. Miller, Keith; Nguyen, Hung Thai, Configurable electrical connector assembly.
  42. Kraig J. Olejniczak ; Keith C. Burgers ; Simon S. Ang ; Errol V Porter, Conversion of electrical energy from one form to another, and its management through multichip module structures.
  43. Hasebe Takayuki,JPX ; Torii Naoya,JPX ; Takenaka Masahiko,JPX, Data processing apparatus.
  44. Capps ; Jr. Louis Bennie ; Dixon Robert Christopher ; Drerup Josefina Santiago ; Nguyen Thoi, Data processing system and method for optimizing connector usage.
  45. Kito, Masaru, Data processing terminal.
  46. Kito Masaru,JPX, Data processing terminal which determines a type of an external device.
  47. Couvert, Patrice; Cauchy, Xavier; Philippe, Anthony; Ferroussat, Sébastien, Data processing with data transfer between memories.
  48. Breckner, Robert E.; Schlottmann, Greg A.; Beaulieu, Nicole M.; LeMay, Steven G.; Nelson, Dwayne R.; Palchetti, Johnny; Benbrahim, Jamal, Decoupling of the graphical presentation of a game from the presentation logic.
  49. Manning Troy A., Delay-locked loop with binary-coupled capacitor.
  50. Manning Troy A., Delay-locked loop with binary-coupled capacitor.
  51. Troy A. Manning, Delay-locked loop with binary-coupled capacitor.
  52. Troy A. Manning, Delay-locked loop with binary-coupled capacitor.
  53. Troy A. Manning, Delay-locked loop with binary-coupled capacitor.
  54. Dearden Grant W. ; Newman Jon B. ; Baker William P., Device and method for continuously polling for communication bus type and termination.
  55. Dearden Grant W. ; Newman Jon B. ; Baker William P., Device and method for continuously polling for communication bus type termination.
  56. Zhu, Xuewen; Ji, Kai; Yang, Aili; Xu, Congwei, Digital imaging-based system having intelligent data communication interface to a host system.
  57. Schaefer Robert A., Direct processor access via an external multi-purpose interface.
  58. Voll,Parker J.; King,Randy J.; Priebe,Jack E.; Moffatt,Ronald C., Distance extender.
  59. Voll,Parker J.; King,Randy J.; Priebe,Jack E.; Moffatt,Ronald C., Distance extender and method making use of same.
  60. Fadell, Anthony M.; Zadesky, Stephen Paul; Filson, John Benjamin, Docking station for media player system.
  61. Novotney, Donald J.; Filson, John B.; Tupman, David, Dual key electronic connector.
  62. Carpenter, Todd L.; Tantos, Andras; Chiloyan, John, Dynamic configuration of connectors for system-level communications.
  63. Lee, Terry R.; Jeddeloh, Joseph M., Dynamic synchronization of data capture on an optical or other high speed communications link.
  64. Lee, Terry R.; Jeddeloh, Joseph M., Dynamic synchronization of data capture on an optical or other high speed communications link.
  65. Lee,Terry R.; Jeddeloh,Joseph M., Dynamic synchronization of data capture on an optical or other high speed communications link.
  66. Bacon Glade B., EMC enhanced peripheral device.
  67. Hollenbeck Robert K. ; Bobay Dennis P. ; Grimm James E. ; Golm ; Jr. Norman ; Thompson Gregory ; Hall Jeffrey A., Electric motor having snap connection assembly.
  68. Belopolsky,Yakov; Yeomans,Michael; Blichasz,Charles; Walker,Kevin E., Electrical connector with an internal modem.
  69. Fritsch,Ingrid; Beitle, Jr.,Robert; Aguilar,Zoraida, Electrochemical method for detecting water born pathogens.
  70. Novotney, Donald J.; Filson, John B.; Tupman, David, Electronic device having a dual key connector.
  71. Jackson, Mark D.; Martinek, Michael G., Encryption in a secure computerized gaming system.
  72. Jackson,Mark D.; Martinek,Michael G., Encryption in a secure computerized gaming system.
  73. Ehrenhardt, Kevin D.; Parupalli, Prasad V., Engine ECM multi-input/output configuration.
  74. Shimizu, Dan; Takeda, Genyo; Shiota, Ko; Oira, Munehito; Koshima, Kazuo; Nishiumi, Satoshi, External interfaces for a 3D graphics system.
  75. Shimizu, Dan; Takeda, Genyo; Shiota, Ko; Oira, Munehito; Koshima, Kazuo; Nishiumi, Satoshi, External interfaces for a 3D graphics system.
  76. Shimizu,Dan; Takeda,Genyo; Shiota,Ko; Oira,Munehito; Koshima,Kazuo; Nishiumi,Satoshi, External interfaces for a 3D graphics system.
  77. Kobayashi Toshiharu,JPX ; Kikuchi Akihiro,JPX ; Okaue Takumi,JPX, External storage apparatus which can be connected to a plurality of electronic devices having different types of built-in interface without using a conversion adapter.
  78. Kobayashi, Toshiharu; Kikuchi, Akihiro; Okaue, Takumi, External storage which can be connected to a plurality of electronic devices having different types of built-in interface without using a conversion adapter.
  79. Fadell, Anthony M.; Zedesky, Stephen Paul; Filson, John Benjamin, Female receptacle connector.
  80. LeMay, Steven G.; Nelson, Dwayne R.; Breckner, Robert E.; Schlottmann, Greg A.; Beaulieu, Nicole M.; Palchetti, Johnny; Benbrahim, Jamal, Game development architecture that decouples the game logic from the graphics logic.
  81. LeMay, Steven G.; Nelson, Dwayne R.; Breckner, Robert E.; Schlottmann, Greg A.; Beaulieu, Nicole M.; Palchetti, Johnny; Benbrahim, Jamal, Game development architecture that decouples the game logic from the graphics logic.
  82. Rodi Anton (Leimen DEX), Housing for an operation-controlling electrical system.
  83. Le Peuvedic, Jean-Marc Christian, Information exchange system.
  84. Atsushi Nakao JP; Masayuki Natsumi JP; Takashi Yoshida JP; Susumu Kitaguchi JP, Information terminal apparatus.
  85. Tiede, Lutz-Wolfgang, Integrated connector having a memory unit for a receiver.
  86. Yager, Charles T.; Anubolu, Surendra; Patel, Sandeep Arvind; Booth, Paul; Amar, Amar C.; Erickson, Bradley D., Interchangeable standard port or stack port.
  87. Carpenter, Todd L.; Tantos, Andras; Chiloyan, John H., Invocation of accessory-specific user experience.
  88. Smyers Scott D. ; Fairman Bruce ; Shima Hisato,JPX, Isochronous data pipe for managing and manipulating a high-speed stream of isochronous data flowing between an application and a bus structure.
  89. Smyers Scott D. ; Fairman Bruce ; Shima Hisato,JPX, Isochronous data pipe for managing and manipulating a high-speed stream of isochronous data flowing between an application and a bus structure.
  90. Smyers, Scott D.; Fairman, Bruce; Shima, Hisato, Isochronous data pipe for managing and manipulating a high-speed stream of isochronous data flowing between an application and a bus structure.
  91. Wellman Timothy A. (Coldwater OH) Wilkinson ; Jr. John C. (Coldwater OH) Thobe Nicholas D. (Celina OH) Dammeyer Ned E. (New Bremen OH) Schumacher Mark E. (Lima OH), Lift truck control system.
  92. Fadell, Anthony M.; Zadesky, Stephen Paul; Filson, John Benjamin, Male plug connector.
  93. Fadell, Anthony M.; Zedesky, Stephen Paul; Filson, John Benjamin, Male plug connector.
  94. Smyers Scott ; Fairman Bruce, Media storage device with embedded data filter for dynamically processing data during read and write operations.
  95. Merchant Adnan I. ; Bernstein Michael, Medical sensor with amplitude independent output.
  96. Fein Michael E. ; Jenkins David C. ; Bernstein Michael J. ; Venkatachalam K. L. ; Merchant Adnan I. ; Bowden Charles H., Medical sensor with modulated encoding scheme.
  97. Keeth, Brent, Memory system with dynamic timing correction.
  98. Mullarkey Patrick J., Method and apparatus for adjusting data timing by delaying clock signal.
  99. Keeth, Brent; Manning, Troy A., Method and apparatus for adjusting the timing of signals over fine and coarse ranges.
  100. Brent Keeth ; Terry R. Lee ; Kevin Ryan ; Troy A. Manning, Method and apparatus for bit-to-bit timing correction of a high speed memory bus.
  101. Keeth, Brent; Lee, Terry R.; Ryan, Kevin; Manning, Troy A., Method and apparatus for bit-to-bit timing correction of a high speed memory bus.
  102. Aronson Michael D. ; Silverman Joel, Method and apparatus for communication and translation of a plurality of digital protocols.
  103. Black,William L.; Marian,Steven J., Method and apparatus for determining a position of an attitude control motor on a guided missile.
  104. Harrison, Ronnie M., Method and apparatus for generating a phase dependent control signal.
  105. Harrison, Ronnie M., Method and apparatus for generating a phase dependent control signal.
  106. Harrison, Ronnie M., Method and apparatus for generating a phase dependent control signal.
  107. Harrison, Ronnie M., Method and apparatus for generating a phase dependent control signal.
  108. Harrison, Ronnie M., Method and apparatus for generating a phase dependent control signal.
  109. Harrison,Ronnie M., Method and apparatus for generating a phase dependent control signal.
  110. Harrison,Ronnie M., Method and apparatus for generating a phase dependent control signal.
  111. Harrison, Ronnie M., Method and apparatus for generating a sequence of clock signals.
  112. Harrison, Ronnie M., Method and apparatus for generating a sequence of clock signals.
  113. Harrison, Ronnie M., Method and apparatus for generating a sequence of clock signals.
  114. Harrison,Ronnie M., Method and apparatus for generating a sequence of clock signals.
  115. Troy A. Manning, Method and apparatus for generating an internal clock signal that is synchronized to an external clock signal.
  116. Manning, Troy A., Method and apparatus for generating expect data from a captured bit pattern, and memory device using same.
  117. Manning,Troy A., Method and apparatus for generating expect data from a captured bit pattern, and memory device using same.
  118. Manning,Troy A., Method and apparatus for generating expect data from a captured bit pattern, and memory device using same.
  119. Troy A. Manning, Method and apparatus for generating expect data from a captured bit pattern, and memory device using same.
  120. Troy A. Manning, Method and apparatus for generating expect data from a captured bit pattern, and memory device using same.
  121. Brent Keeth, Method and apparatus for high speed data capture utilizing bit-to-bit timing correction, and memory device using same.
  122. Richter Bryan M. ; Smith Stephen A. ; Bezzant Daniel G. ; Gopalaswamy Kasturiraman ; Shetty Suhas Anand ; Vaidyanathan Arunachalam, Method and apparatus for interfacing between peripherals of multiple formats and a single system bus.
  123. Hornbuckle Gary D. (Pebble Beach CA), Method and apparatus for remotely controlling and monitoring the use of computer software.
  124. Manning Troy A., Method and apparatus for resynchronizing a plurality of clock signals used in latching respective digital signals applied to a packetized memory device.
  125. Troy A. Manning, Method and apparatus for resynchronizing a plurality of clock signals used to latch respective digital signals, and memory device using same.
  126. Johnson, Brian; Harrison, Ronnie M., Method and system for adjusting the timing offset between a clock signal and respective digital signals transmitted along with that clock signal, and memory device and computer system using same.
  127. Johnson,Brian; Harrison,Ronnie M., Method and system for adjusting the timing offset between a clock signal and respective digital signals transmitted along with that clock signal, and memory device and computer system using same.
  128. Jackson, Mark D., Method for developing gaming programs compatible with a computerized gaming operating system and apparatus.
  129. Manning, Troy A., Method for generating expect data from a captured bit pattern, and memory device using same.
  130. Smyers,Scott D.; Fairman,Bruce; Shima,Hisato, Method of and apparatus for controlling bidirectional streams of isochronous data flowing between an application and a bus structure.
  131. Smyers,Scott D.; Fairman,Bruce; Shima,Hisato, Method of and apparatus for controlling bidirectional streams of isochronous data flowing between an application and a bus structure.
  132. James, David; Liu, Jung-Jen, Method of and apparatus for extracting a string of bits from a binary bit string and depositing a string of bits onto a binary bit string.
  133. Smyers, Scott D.; Ludtke, Harold Aaron, Method of and apparatus for writing and reading time sensitive data within a storage device.
  134. Zhu,Xuewen; Ji,Kai; Yang,Aili; Xu,Congwei, Method of automatically establishing a data communication link between an optical code reading device and a host system having a data communication interface.
  135. Swidler, Thomas Ulrich; Fairman, Bruce Alan; Stone, Glen David; Smyers, Scott David, Method of distributed recording whereby the need to transition to a second recording device from a first recording device is broadcast by the first recording device.
  136. Swidler,Thomas Ulrich; Fairman,Bruce Alan; Stone,Glen David; Smyers,Scott David, Method of distributed recording whereby the need to transition to a second recording device from a first recording device is broadcast by the first recording device.
  137. Sela, Oren Tzvi; Bloch, Noam, Methods and systems for running network protocols over peripheral component interconnect express.
  138. Nikazm, Ayedin; Utz, James R.; Sultenfuss, Andrew Thomas, Methods for generating display signals in an information handling system.
  139. Barnett Philip C.,GBX, Microcontroller incorporating an enhanced peripheral controller for automatic updating the configuration date of multiple peripherals by using a ferroelectric memory array.
  140. Fritsch,Ingrid; Henry,Charles Sherman; Bowen,Benjamin P.; Vandaveer,Walter; Bratcher,Nicole, Microfabricated recessed disk microelectrodes: characterization in static and convective solutions.
  141. Fritsch, Ingrid; Beittle, Jr., Robert, Microvolume immunoabsorbant assays with amplified electrochemical detection.
  142. Reay Robert Loren, Mixed-mode multi-protocol serial interface driver.
  143. Pehrsson, Claes Goran; Uggmark, Johan Georg Michael; Wendelrup, Heino Jean; Sallenhag, Ola Martin; Engelin, Lars; Nordstrom, Johan, Mobile terminal interface.
  144. Schwanz Kevin A. ; Pruett David A. ; Stanyer Tracey, Motor vehicle accessory interface for transferring serial data with and supplying DC power to external accessory device.
  145. Chang, Stanley M.; Spalding, Kirby H., Multi-chip connector module having one or more semiconductor dice.
  146. Jain, Prakash C., Multi-interface port management.
  147. Smyers, Scott D., Multi-protocol media storage device implementing protocols optimized for storing and retrieving both asynchronous and isochronous data.
  148. Fritsch,Ingrid; Henry,Charles Sherman; Bowen,Benjamin P.; Vandaveer,Walter R.; Bratcher,Nicole, Multilayer microcavity devices and methods.
  149. Jolley David Lee ; Baker William Paul ; Johnson Rick L. ; Newman Jon, Multiple interface input/output port for a peripheral device.
  150. Reddersen Brad R. ; Shepard Phillip W. ; Moch Rockie D., Multiple-interface selection system for computer peripherals.
  151. Reddersen Brad R. ; Shepard Phillip W. ; Moch Rockie D. ; Williams Jon Paul Charles, Multiple-interface selection system for computer peripherals.
  152. Reddersen, Brad R.; Shepard, Phillip W.; Moch, Rockie D.; Williams, Jon Paul Charles, Multiple-interface selection system for computer peripherals.
  153. Morozumi, Akio; Segi, Chiaki; Nakamura, Yuji, Multipurpose semiconductor integrated circuit device.
  154. Forinash,John M.; Bigot,Peter A.; Jensen,John D.; Spivey,Gary E., Negotiating electrical signal pathway compatibility between reconfigurable circuit modules.
  155. Wang Jerry Borjeng ; Harper Robert Vernon ; Shi Chih-Chung, Network controller which enables the local processor to have greater access to at least one memory device than the host.
  156. Mackey, Christopher D.; Harris, Duncan G.; Stevens, Michael D.; Bartholomew, Scott E., Pass-through adapter with crypto ignition key (CIK) functionality.
  157. Takeda,Genyo; Shiota,Ko; Oira,Munchito; Koshima,Kazuo; Nishiumi,Satoshi, Peripheral devices for a video game system.
  158. Rostoker Michael D. ; Silverman Joel, Plug-and-play data cable with protocol translation.
  159. Rowe, Richard E.; Moser, Timothy W.; Schaefer, Craig Michael; Iddings, Cara; Nelson, Dwayne R., Pluggable modular gaming modifiers and configuration templates for gaming environments.
  160. Milliken Jon B. ; Vanderah Richard J. ; Sickels Dennis G., Process controller with interchangeable individual I/O units.
  161. Morzano Christopher K. ; Ingalls Charles L., Programmable bandwidth I/O port and a communication interface using the same port having a plurality of serial access me.
  162. Hollenbeck Robert K. ; Grimm James E. ; Thompson Gregory A., Programmable electric motor and method of assembly.
  163. Fairman, Bruce A., Programmable first-in first-out (FIFO) memory buffer for concurrent data stream handling.
  164. Lee,Chong H.; Asayesh,Reza, Programmable logic device with high speed serial interface circuitry.
  165. Lee,Chong H; Asayesh,Reza, Programmable logic device with high speed serial interface circuitry.
  166. Forinash, John M.; Bigot, Peter A.; Jensen, John D.; Spivey, Gary E., Reconfigurable circuit modules.
  167. Oktay Osman Ozay (Irvine CA), Reconfigurable connector.
  168. Pecone Victor ; Lory Jay, SCSI connector and Y cable configuration which selectively provides single or dual SCSI channels on a single standard SC.
  169. Hetzler, Steven R.; Smith, Daniel F., SCSI device translator for network.
  170. Witchey, Nicholas J., Secure data transfer using an embedded system.
  171. Witchey, Nicholas J., Secure data transfer using an embedded system.
  172. Mizuta Masaharu,JPX, Self-configuring PC card with connector capable of using the pin configuration of an attached peripheral to identify t.
  173. Bell David B. ; Dwelley David M.,SGX, Self-configuring interface circuitry, including circuitry for identifying a protocol used to send signals to the interface circuitry, and circuitry for receiving the signals using the identified prot.
  174. Fritsch,Ingrid; Beitle, Jr.,Robert; Aguilar,Zoraida, Self-contained microelectrochemical bioassay platforms and methods.
  175. Pletl Josef,DEX ; Junghans Andreas,DEX, Single-housing electrical device self-configurable to connect to PCMCIA compliant or non-PCMCIA compliant host interface.
  176. Mullarkey Patrick J., Synchronous memory device having an adjustable data clocking circuit.
  177. Lee,Chang Hee, System and method for connecting peripheral devices with mobile communication terminal.
  178. Koizumi Masahiro (Tokyo JPX) Niizuma Naoki (Tokyo JPX) Kawase Yasuhisa (Tokyo JPX) Ikebe Hajime (Tokyo JPX), System and method for determining peripheral\s communication mode over row of pins disposed in a socket connector.
  179. Cooper Gershon N. ; Holman Andrew, System and method for interfacing diversely controlled devices to a bus connector having a common signal format.
  180. Chan Teh-Hsin Philip ; Chen Mike Ching-Hsing ; Hargrove Arthur Kent ; Hui Scot Chuen Leung ; Lee Jason Jzhong ; Lin Brian Chien Hun ; Lin Sam Chien-Shin ; Liu Raymond Cheng-Yu ; Siu Victor Moon-Fai ;, System and method for interfacing manually controllable input devices to a universal computer bus system.
  181. Daniel Amrany ; Lazslo Arato, System and method for protocol conversion in a communications system.
  182. James,Ralph, System and method for using a learning sequence to establish communications on a high-speed nonsynchronous interface in the absence of clock forwarding.
  183. James,Ralph, System and method for using a learning sequence to establish communications on a high-speed nonsynchronous interface in the absence of clock forwarding.
  184. James,Ralph, System and method for using a learning sequence to establish communications on a high-speed nonsynchronous interface in the absence of clock forwarding.
  185. Poloniewicz Paul R. ; Biuso Anthony D. ; Buongervino Nicholas, System for converting signals into a predetermined data exchange format with plug-in modular connector having voltage, g.
  186. Tran Nghia ; Li Ying Xuan ; Balicki Janusz ; Costello John, System for coupling programmable logic device to external circuitry which selects a logic standard and uses buffers to m.
  187. Tran,Nghia; Li,Ying Xuan; Balicki,Janusz; Costello,John, System for coupling programmable logic device to external circuitry which selects a logic standard and uses buffers to modify output and input signals accordingly.
  188. Kikinis Dan (Saratoga CA) Seiler William J. (Scotts Valley CA) Dornier Pascal (Sunnyvale CA) Jocobs William S. (Santa Cruz CA), System for extending ISA bus without using dedicated device driver software by using E2P2 in.
  189. Desai Saurabh ; Haug Jessie Ann Hays ; Joyce Gregory Scott ; Russell Lance Warren ; Wise Larry Steven, System for user registering an address resolution routine to provide address resolution procedure which is used by data.
  190. Volk Andrew M. ; Leung Vitnai Kam ; Shah Katen A., Transmitting specific command during initial configuration step for configuring disk drive controller.
  191. Rafferty, Jarrod S.; Craddock, Elizabeth L., USB selector switch.
  192. Watson Lynn R. ; Castleberry James E. ; Luke David D. ; Gilbert David C., Universal serial bus to parallel bus signal converter and method of conversion.
  193. Pan-Ratzlaff Ruby Y., User transparent system using any one of a family of processors in a single socket.
  194. Martinek, Michael G.; Jackson, Mark D.; Kingham, David R.; Wasinger, Timothy S., Video gaming apparatus for wagering with universal computerized controller and I/O interface for unique architecture.
  195. Yoseloff, Mark L.; Jackson, Mark D.; Martinek, Michael G.; Wasinger, Timothy S.; Kingham, David Ronald, Video gaming apparatus for wagering with universal computerized controller and I/O interface for unique architecture.
  196. Fadell, Anthony M.; Zadesky, Stephen Paul; Filson, John Benjamin, Wireless adapter for media player system.
  197. Fadell, Anthony M.; Zadesky, Stephen Paul; Filson, John Benjamin, Wireless adapter for media player system.

활용도 분석정보

상세보기
다운로드
내보내기

활용도 Top5 특허

해당 특허가 속한 카테고리에서 활용도가 높은 상위 5개 콘텐츠를 보여줍니다.
더보기 버튼을 클릭하시면 더 많은 관련자료를 살펴볼 수 있습니다.

문의처: helpdesk@kisti.re.kr전화: 080-969-4114

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로