$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

[미국특허] Method of making multilayer printed circuit board 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H05K-003/36
출원번호 US-0374118 (1989-06-30)
발명자 / 주소
  • Sisler John R. (Scott\s Valley CA)
출원인 / 주소
  • Unisys Corp. (Detroit MI 02)
인용정보 피인용 횟수 : 99  인용 특허 : 6

초록

A method of making a multilayer printed circuit board providing sufficient internal distributed capacitance so as to eliminate the need for the by-pass capacitor conventionally provided in the vicinity of each integrated circuit mounted to the board. The method includes providing one or more fully-c

대표청구항

A method of making a multilayer printed circuit board comprised of interleaved contiguous conductive and insulative dielectric layers, said method comprising: providing a power-ground plane sandwich component comprised of a curable dielectric layer contiguously sandwiched between a conductive power

이 특허에 인용된 특허 (6) 인용/피인용 타임라인 분석

  1. Hoffarth Joseph G. (Binghamton NY) Wiley John P. (Vestal NY), High performance circuit boards.
  2. Schachter Herbert I. (86 Campbell St. New Hyde Park ; Long Island NY 11040), Method of making a multi-level circuit board.
  3. Ohnuki Hidebumi (Tokyo JPX) Asano Toshiaki (Tokyo JPX) Atarashi Takashi (Tokyo JPX) Yasui Sunao (Tokyo JPX), Method of making multi-layer printed wiring boards.
  4. Voss Forrest L. (Cedar Rapids IA) Witherell Donald R. (Cedar Rapids IA), Method of manufacture of a wiring board.
  5. Takahashi Akio (Hitachiota JPX) Shimazaki Takeshi (Hitachi JPX) Wajima Motoyo (Hitachi JPX) Morishita Hirosada (Hitachi JPX), Multi-layer printed circuit board and process for production thereof.
  6. Del Joseph A. (16326 Barneston St. Granada Hills CA 91344), Process for making multi-layer printed circuit boards, and the article resulting therefrom.

이 특허를 인용한 특허 (99) 인용/피인용 타임라인 분석

  1. Selna Erich (Mountain View CA), Ball grid array package for a integrated circuit.
  2. Dunn,Gregory J.; Magera,Jaroslaw A.; Savic,Jovica, Capacitance laminate and printed circuit board apparatus and method.
  3. O'Bryan, Jr., Nelson B., Capacitor having epoxy dielectric layer cured with aminophenylfluorenes.
  4. McKinzie, III, William E.; Rogers, Shawn D., Circuit and method for suppression of electromagnetic coupling and switching noise in multilayer printed circuit boards.
  5. McKinzie, III,William E.; Rogers,Shawn D., Circuit and method for suppression of electromagnetic coupling and switching noise in multilayer printed circuit boards.
  6. Sugane, Mitsuhiko; Matsui, Akiko; Mukoyama, Takahide; Yamada, Tetsuro; Hiroshima, Yoshiyuki; Choraku, Kohei, Circuit board and method of manufacturing the same.
  7. Goergen, Joel R., Circuit board through-hole impedance tuning using clearance size variations.
  8. Steigerwald Todd W. ; Sebring Mitchell C., Circuit board voltage plane impedance matching.
  9. Wan,Lixi, Design of low inductance embedded capacitor layer connections.
  10. Swaminathan, Madhavan; Engin, Ege; Muthana, Prathap; Srinivasan, Krishna, Device having an array of embedded capacitors for power delivery and decoupling of high speed input/output circuitry of an integrated circuit.
  11. Hartman, William F.; Slenes, Kirk M.; Law, Kristen J., Dielectric material including particulate filler.
  12. Light, David Noel; Kalakkad, Dinesh Sundararajan; Nguyen, Peter Tho, Electrical connector and method of making it.
  13. Light, David Noel; Wang, Hung-Ming; Baker, David Rodney; Nguyen, Peter Tho; Pao, Dexter Shih-Wei, Electrical connector with electrical contacts protected by a layer of compressible material and method of making it.
  14. Mruz, John, Electronic component and method of making.
  15. Fillion, Arthur J.; Kogami, Osamu; Kurata, Kanji; Murray, Jeffrey A.; Smith, Terrence A., Finishing method for producing thin-laminate panels.
  16. Shirasaki, Takayuki, High-frequency wiring board.
  17. Goergen, Joel R., High-speed electrical router backplane with noise-isolated power distribution.
  18. Goergen,Joel R.; Armistead,Ashby; Hunt,Greg, High-speed router backplane.
  19. Goergen,Joel R., High-speed router with backplane using tuned-impedance thru-holes and vias.
  20. Goergen,Joel R., High-speed router with single backplane distributing both power and signaling.
  21. Lee,Michael K. T., Impedance matching of differential pair signal traces on printed wiring boards.
  22. Lucas Gregory L., In situ method of forming a bypass capacitor element internally within a capacitive PCB.
  23. Brandt Lutz W. ; Matijasevic Goran ; Gandhi Pradeep R., Individual embedded capacitors for laminated printed circuit boards.
  24. Hartman, William F.; Slenes, Kirk M.; Law, Kristen J., Integral capacitance for printed circuit board using dielectric nanopowders.
  25. Barnett,Ronald J., Integral charge storage basement and wideband embedded decoupling structure for integrated circuit.
  26. Barnett,Ronald J., Integral charge storage basement and wideband embedded decoupling structure for integrated circuit.
  27. Araki Hiroshi (Katsuta JPX) Endo Akira (Mito JPX), Integrated multilayered microwave circuit and a method of fabricating it.
  28. Iwanami, Mizuki, Interlayer structure with multiple insulative layers with different frequency characteristics.
  29. Frankeny Jerome Albert ; Frankeny Richard Francis ; Hayden Terry Frederick ; Imken Ronald Lann ; Rice Janet Louise, Laminar stackable circuit board structure with capacitor.
  30. Gruendler, Nickolaus J.; Mutnury, Bhyrav M.; Rodrigues, Terence, Laminate capacitor stack inside a printed circuit board for electromagnetic compatibility capacitance.
  31. Fjelstad, Joseph C.; Grundy, Kevin P.; Segaram, Para K.; Wiedemann, William F.; Obenhuber, Thomas J.; Obenhuber, legal representative, Inessa, Low profile discrete electronic components and applications of same.
  32. Fjelstad, Joseph C.; Grundy, Kevin P.; Segaram, Para K.; Wiedemann, William F.; Obenhuber, Thomas J.; Obenhuber, legal representative, Inessa, Low profile discrete electronic components and applications of same.
  33. Tseng, Tzyy-Jang; Lee, Chang-Ming; Liu, Wen-Fang; Yu, Cheng-Po, Manufacturing method of circuit structure.
  34. Frederic M. Kozak ; Real Gislain Pomerleau, Method and apparatus for decoupling ball grid array devices.
  35. Morris,Brian G.; Sexton,Richard W.; Baumer,Michael F.; Harrison, Jr.,James E., Method for fabricating a charge plate for an inkjet printhead.
  36. Williams, John D., Method for fabricating a contact grid array.
  37. Yutaka Tsukada JP; Shuhei Tsuchida JP, Method for making a printed circuit board.
  38. Lauffer John M. ; Papathomas Konstantinos, Method for producing a circuit board with embedded decoupling capacitance.
  39. Lauffer, John M.; Papathomas, Konstantinos, Method for producing printed circuit board with embedded decoupling capacitance.
  40. Goergen, Joel R., Method of fabricating a high-layer-count backplane.
  41. Goergen,Joel R., Method of fabricating a high-layer-count backplane.
  42. Goergen,Joel R., Method of fabricating a high-layer-count backplane.
  43. Appelt, Bernd K.; Lauffer, John M., Method of forming a capacitive element.
  44. Bowles, Philip Harbaugh; Mobley, Washington Morris; Parker, Richard Dixon; Ellis, Marion Edmond, Method of forming integral passive electrical components on organic circuit board substrates.
  45. Mruz,John, Method of making an orientation-insensitive ultra-wideband coupling capacitor.
  46. Sasaki, Masayuki, Method of making multilayer circuit board.
  47. Oh, Chang Gun; Park, Ho Sik; Bae, Tae Kyun, Method of manufacturing printed circuit board.
  48. Kim, Jin Cheol; Kim, Min Soo; Oh, Jun Rok; Kim, Tae Kyoung, Method of manufacturing printed circuit board including embedded capacitors.
  49. Inagaki, Yasushi; Asai, Motoo; Wang, Dongdong; Yabashi, Hideo; Shirai, Seiji, Method of manufacturing printed wiring board.
  50. Banerji, Sounak; Cox, G. Sidney; Dietz, Karl Hartmann, Methods for forming multilayer structures.
  51. Goergen, Joel R., Multi-dielectric material circuit board supporting high-speed and low-speed signaling.
  52. Cheng, Yu-Chiang, Multi-layer circuit board.
  53. Cheng,Yu Chiang, Multi-layer circuit board.
  54. Yu-Chiang Cheng TW, Multi-layer circuit board.
  55. Yu-Chiang Cheng TW, Multi-layer circuit board.
  56. Cheng,Yu Chiang, Multi-layer circuit board having signal, ground and power layers.
  57. Yu-Chiang Cheng TW, Multi-layer circuit board having signal, ground and power layers.
  58. Robert M. Japp ; John M. Lauffer ; Konstantinos I. Papathomas, Multilayer capacitance structure and circuit board containing the same.
  59. Robert M. Japp ; John M. Lauffer ; Konstantinos I. Papathomas, Multilayer capacitance structure and circuit board containing the same and method of forming the same.
  60. Kobayashi Naoki,JPX, Multilayer wiring board.
  61. Shimada, Yasushi; Hirata, Yoshitaka; Kuriya, Hiroyuki; Otsuka, Kazuhisa; Yamaguchi, Masanori; Shimayama, Yuichi; Madarame, Ken; Mizushima, Etsuo; Kondou, Yuusuke; Yamamoto, Kazunori, Multilayer wiring board, manufacturing method thereof, semiconductor device, and wireless electronic device.
  62. Shimada,Yasushi; Hirata,Yoshitaka; Kuriya,Hiroyuki; Otsuka,Kazuhisa; Yamaguchi,Masanori; Shimayama,Yuichi; Madarame,Ken; Mizushima,Etsuo; Kondou,Yuusuke; Yamamoto,Kazunori, Multilayer wiring board, method for producing the same, semiconductor device and radio electronic device.
  63. Kusagaya, Toshihiro; Yoneda, Yasuhiro; Mizutani, Daisuke; Iijima, Kazuhiko; Suwa, Yuji, Multilayer wiring circuit board.
  64. Kusagaya,Toshihiro; Yoneda,Yasuhiro; Mizutani,Daisuke; Iijima,Kazuhiko; Suwa,Yuji, Multilayer wiring circuit board.
  65. Swaminathan,Madhavan; Engin,Ege; Wan,Lixi; Muthana,Prathap, Packaging having an array of embedded capacitors for power delivery and decoupling in the mid-frequency range and methods of forming thereof.
  66. O'Bryan Nelson B. ; Kieschke Robert R. ; Peiffer Joel S., Passive electrical article, circuit articles thereof, and circuit articles comprising a passive electrical article.
  67. O'Bryan, Nelson B.; Kieschke, Robert R.; Peiffer, Joel S., Passive electrical article, circuit articles thereof, and circuit articles comprising a passive electrical article.
  68. Goergen, Joel R., Passive transmission line equalization using circuit-board thru-holes.
  69. Amey, Jr., Daniel Irwin; Banerji, Sounak; Borland, William J.; Dietz, Karl Hartmann; McGregor, David Ross; Sreeram, Attiganal N., Power core devices.
  70. McGregor, David Ross; Amey, Jr., Daniel Irwin; Banerji, Sounak; Borland, William J.; Dietz, Karl Hartmann; Sreeram, Attiganal N., Power core devices and methods of making thereof.
  71. Inagaki, Yasushi; Asai, Motoo; Wang, Dongdong; Yabashi, Hideo; Shirai, Seiji, Printed circuit board.
  72. Inagaki, Yasushi; Asai, Motoo; Wang, Dongdong; Yabashi, Hideo; Shirai, Seiji, Printed circuit board.
  73. Inagaki, Yasushi; Asai, Motoo; Wang, Dongdong; Yabashi, Hideo; Shirai, Seiji, Printed circuit board.
  74. Steigerwald Todd W. ; Jones Leroy, Printed circuit board (PCB) including channeled capacitive plane structure.
  75. Inagaki, Yasushi; Asai, Motoo; Wang, Dongdong; Yabashi, Hideo; Shirai, Seiji, Printed circuit board and method of manufacturing printed circuit board.
  76. Inagaki, Yasushi; Asai, Motoo; Wang, Dongdong; Yabashi, Hideo; Shirai, Seiji, Printed circuit board and method of manufacturing printed circuit board.
  77. Appelt Bernd K. ; Lauffer John M., Printed circuit board capacitor structure and method.
  78. Appelt, Bernd K.; Lauffer, John M., Printed circuit board capacitor structure and method.
  79. Istvan Novak, Printed circuit board employing lossy power distribution network to reduce power plane resonances.
  80. Novak, Istvan, Printed circuit board employing lossy power distribution network to reduce power plane resonances.
  81. Novak, Istvan, Printed circuit board employing lossy power distribution network to reduce power plane resonances.
  82. Kim,Tae Kyoung; Oh,Jun Rok; Kim,Jin Cheol, Printed circuit board having embedded capacitors using hybrid material and method of manufacturing the same.
  83. Kim,Jin Cheol; Kim,Min Soo; Oh,Jun Rok; Kim,Tae Kyoung, Printed circuit board including embedded capacitors and method of manufacturing the same.
  84. DeVarney, Craig N., Printed circuit boards fabricated using congruent molds.
  85. Lauffer John M. ; Papathomas Konstantinos, Printed circut board with embedded decoupling capacitance and method for producing same.
  86. Takada, Masaru; Minoura, Hisashi; Tsukada, Kiyotaka; Kobayashi, Hiroyuki; Kondo, Mitsuhiro, Printed wiring board and method for manufacturing the same.
  87. Takada,Masaru; Minoura,Hisashi; Tsukada,Kiyotaka; Kobayashi,Hiroyuki; Kondo,Mitsuhiro, Printed wiring board and method for manufacturing the same.
  88. Lee, Michael K. T., Printed wiring board having impedance-matched differential pair signal traces.
  89. Chang Chi Shih ; Egitto Frank Daniel, Process for making planar redistribution structure.
  90. Dudnikov, Jr., George; Gisin, Franz; Schroeder, Gregory J., Selective deposition of embedded transient protection for printed circuit boards.
  91. Iljima, Takahiro; Rokugawa, Akio; Shimizu, Noriyoshi, Semiconductor package, method of manufacturing the same, and semiconductor device.
  92. Iketani, Shinichi; Kersten, Dale; Dudnikov, Jr., George, Simultaneous and selective wide gap partitioning of via structures using plating resist.
  93. Williams, John David; Radza, Eric Michael, Spring connector for making electrical contact at semiconductor scales.
  94. Dudnikov, Jr., George; Gisin, Franz; Schroeder, Gregory J., Substantially continuous layer of embedded transient protection for printed circuit boards.
  95. Liao, Peter; Takacs, Zsolt G., Termination board for mounting on circuit board.
  96. Fillion,Arthur J.; Kogami,Osamu; Smith,Terrence A., Thin-laminate panels for capacitive printed-circuit boards and methods for making the same.
  97. Smith, Terrence A.; Elliott, Howard R., Thin-laminate panels for capacitive printed-circuit boards and methods for making the same.
  98. Gallagher Catherine A. ; Matijasevic Goran S. ; Gandhi Pradeep ; Capote M. Albert, Vertically interconnected electronic assemblies and compositions useful therefor.
  99. Tanaka, Hironori, Wiring board with built-in capacitor.

활용도 분석정보

상세보기
다운로드
내보내기

활용도 Top5 특허

해당 특허가 속한 카테고리에서 활용도가 높은 상위 5개 콘텐츠를 보여줍니다.
더보기 버튼을 클릭하시면 더 많은 관련자료를 살펴볼 수 있습니다.

섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로