초록 ▼

A universal bus interface compatible with a number of different bus interface protocols is disclosed. In any given application, the control lines carrying signals by a processor are connected to the appropriate interface signal pins of the bus interface with all unused interface signal pins tied to

A universal bus interface compatible with a number of different bus interface protocols is disclosed. In any given application, the control lines carrying signals by a processor are connected to the appropriate interface signal pins of the bus interface with all unused interface signal pins tied to their inactive level. The bus interface derives a strobe signal from the timing information carried by the control lines from the processor. The strobe signal derived by the interface controls data flow within a peripheral device or data flow between a peripheral device and a processor without the aid of any clock signals. A NAND-gate is used in the interface to derive the strobe signal from processor control signals. The NAND-gate comprises a number of inverters arranged in parallel each located close to an interface input pin to eliminate the need for any logic for driving the gate. The outputs of the inverters are connected to a common node to provide the strobe signal. When the output of an inverter falls from high to low, a feedback loop causes the output of the inverter to be in a high impedance state so that the low state of the output of such inverter does not prevent the NAND-gate output from being pulled to the high state by the output of a different inverter.

대표청구항 ▼

A universal bus interface for interfacing a peripheral device via a bus with a current microprocessor system, the current microprocessor system being any one from a predetermined group of microprocessor systems, each microprocessor system in the predetermined group having a set of strobe signals for

A universal bus interface for interfacing a peripheral device via a bus with a current microprocessor system, the current microprocessor system being any one from a predetermined group of microprocessor systems, each microprocessor system in the predetermined group having a set of strobe signals for timing bus transactions, each strobe signal being in either an asserted state or an unasserted state and at any one time at most one strobe signal among the set of strobe signals of the current microprocessor system is being asserted, said bus interface comprising: a plurality of input means, each corresponding to and responsive to a possible strobe signal among the predetermined group of microprocessor systems, such that those input means not corresponding to and not connecting to the current microprocessor are at the unasserted state, and those input means corresponding to and connecting to receive the strobe signals of the current microprocessor system are driven by the strobe signals according to the states thereof; a plurality of driver modules, each having an input end adjacent and connected to a corresponding input means, and an output end, each of said driver modules responsive to the state at its input end and the state at its output end for driving the output end (1) to the asserted state when the input end is at the asserted state and the output end is at the unasserted state, (2) to the unasserted state when the input end is at the unasserted state and the output end is at the asserted state, and (3) to an electrically floating state when the input end is at the unasserted state and the output end is at the unasserted state; and an output means connected to the output ends of the plurality of driver modules for deriving a strobe signal therefrom such that when an asserted state appears at one of the plurality of driver modules, the output means is pulled to the asserted state, whereby the strobe signals of the current microprocessor system received at the input means producing a universal strobe signal at the output means suitable for timing bus transactions or strobing data in a peripheral device without a system clock.