$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

AlN and AlN-containing composites 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • C04B-035/58
출원번호 US-0338019 (1989-04-14)
발명자 / 주소
  • Bolt John D. (Landenberg PA) Tebbe Frederick N. (Hockessin DE)
출원인 / 주소
  • E. I. Du Pont de Nemours and Company (Wilmington DE 02)
인용정보 피인용 횟수 : 95  인용 특허 : 0

초록

Shaped articles of polycrystalline AlN and AlN-containing composites; the AlN articles having thermal conductivities of at least about 70 W/mK (watts/meter °K); the AlN component effecting good thermal conductivity in the composited articles.

대표청구항

A shaped article in the form of a fiber of polycrystalline aluminum nitride having a thermal conductivity of at least about 70 W/mK.

이 특허를 인용한 특허 (95)

  1. Gotoh, Takeshi; Murata, Hiroshi; Ichikawa, Kohki, Aluminum nitride powder and aluminum nitride sintered compact.
  2. Maxim, George; Leipold, Dirk Robert Walter; Costa, Julio C.; Scott, Baker, Backside semiconductor die trimming.
  3. Morris, Thomas Scott; Jandzinski, David; Parker, Stephen; Chadwick, Jon; Costa, Julio C., Encapsulated dies with enhanced thermal performance.
  4. Morris, Thomas Scott; Jandzinski, David; Parker, Stephen; Chadwick, Jon; Costa, Julio C., Encapsulated dies with enhanced thermal performance.
  5. Morris, Thomas Scott; Jandzinski, David; Parker, Stephen; Chadwick, Jon; Costa, Julio C., Encapsulated dies with enhanced thermal performance.
  6. Morris, Thomas Scott; Jandzinski, David; Parker, Stephen; Chadwick, Jon; Costa, Julio C., Encapsulated dies with enhanced thermal performance.
  7. Morris, Thomas Scott; Jandzinski, David; Parker, Stephen; Chadwick, Jon; Costa, Julio C., Encapsulated dies with enhanced thermal performance.
  8. Morris, Thomas Scott; Jandzinski, David; Parker, Stephen; Chadwick, Jon; Costa, Julio C., Encapsulated dies with enhanced thermal performance.
  9. Morris, Thomas Scott; Jandzinski, David; Parker, Stephen; Chadwick, Jon; Costa, Julio C., Encapsulated dies with enhanced thermal performance.
  10. Morris, Thomas Scott; Jandzinski, David; Parker, Stephen; Chadwick, Jon; Costa, Julio C., Encapsulated dies with enhanced thermal performance.
  11. Costa, Julio C.; Morris, Thomas Scott; Hammond, Jonathan Hale; Jandzinski, David; Parker, Stephen; Chadwick, Jon, Flip chip module with enhanced properties.
  12. Costa, Julio C.; Morris, Thomas Scott; Hammond, Jonathan Hale; Jandzinski, David; Parker, Stephen; Chadwick, Jon, Flip chip module with enhanced properties.
  13. Costa, Julio C.; Morris, Thomas Scott; Hammond, Jonathan Hale; Jandzinski, David; Parker, Stephen; Chadwick, Jon, Flip chip module with enhanced properties.
  14. Costa, Julio C.; Maxim, George; Leipold, Dirk Robert Walter; Scott, Baker, Method for manufacturing an integrated circuit package.
  15. Costa, Julio C.; Maxim, George; Leipold, Dirk Robert Walter; Scott, Baker, Method for manufacturing an integrated circuit package.
  16. Costa, Julio C.; Maxim, George; Leipold, Dirk Robert Walter; Scott, Baker, Method for manufacturing an integrated circuit package.
  17. Costa, Julio C.; Maxim, George; Leipold, Dirk Robert Walter; Scott, Baker, Method for manufacturing an integrated circuit package.
  18. Costa, Julio C.; Shuttleworth, David M.; Antonell, Michael J., Method of manufacture for a semiconductor device.
  19. Costa, Julio C.; Shuttleworth, David M.; Antonell, Michael J., Method of manufacture for a semiconductor device.
  20. Costa, Julio C.; Shuttleworth, David M.; Antonell, Michael J., Method of manufacture for a semiconductor device.
  21. Costa, Julio C.; Shuttleworth, David M.; Antonell, Michael J., Method of manufacture for a semiconductor device.
  22. Costa, Julio C.; Shuttleworth, David M.; Antonell, Michael J., Method of manufacture for a semiconductor device.
  23. Costa, Julio C.; Shuttleworth, David M.; Antonell, Michael J., Method of manufacture for a semiconductor device.
  24. Costa, Julio C., Method of manufacture for a silicon-on-plastic semiconductor device with interfacial adhesion layer.
  25. Costa, Julio C., Method of manufacture for a silicon-on-plastic semiconductor device with interfacial adhesion layer.
  26. Costa, Julio C., Method of manufacture for a silicon-on-plastic semiconductor device with interfacial adhesion layer.
  27. Costa, Julio C., Method of manufacture for a silicon-on-plastic semiconductor device with interfacial adhesion layer.
  28. Leipold, Dirk Robert Walter; Maxim, George; Costa, Julio C.; Scott, Baker, Methods of manufacturing a printed circuit module having a semiconductor device with a protective layer in place of a low-resistivity handle layer.
  29. Leipold, Dirk Robert Walter; Maxim, George; Costa, Julio C.; Scott, Baker, Methods of manufacturing a printed circuit module having a semiconductor device with a protective layer in place of a low-resistivity handle layer.
  30. Costa, Julio C.; Maxim, George; Leipold, Dirk Robert Walter; Scott, Baker, Microelectronics package with inductive element and magnetically enhanced mold compound component.
  31. Costa, Julio C.; Maxim, George; Leipold, Dirk Robert Walter; Scott, Baker, Microelectronics package with inductive element and magnetically enhanced mold compound component.
  32. Costa, Julio C.; Maxim, George; Leipold, Dirk Robert Walter; Scott, Baker, Microelectronics package with inductive element and magnetically enhanced mold compound component.
  33. Costa, Julio C.; Maxim, George; Leipold, Dirk Robert Walter; Scott, Baker, Microelectronics package with inductive element and magnetically enhanced mold compound component.
  34. Costa, Julio C.; Maxim, George; Leipold, Dirk Robert Walter; Scott, Baker, Microelectronics package with inductive element and magnetically enhanced mold compound component.
  35. Costa, Julio C.; Maxim, George; Leipold, Dirk Robert Walter; Scott, Baker, Microelectronics package with inductive element and magnetically enhanced mold compound component.
  36. Costa, Julio C.; Maxim, George; Leipold, Dirk Robert Walter; Scott, Baker, Microelectronics package with inductive element and magnetically enhanced mold compound component.
  37. Costa, Julio C.; Maxim, George; Leipold, Dirk Robert Walter; Scott, Baker, Microelectronics package with inductive element and magnetically enhanced mold compound component.
  38. Costa, Julio C.; Maxim, George; Leipold, Dirk Robert Walter; Scott, Baker, Microelectronics package with inductive element and magnetically enhanced mold compound component.
  39. Costa, Julio C.; Maxim, George; Leipold, Dirk Robert Walter; Scott, Baker, Microelectronics package with inductive element and magnetically enhanced mold compound component.
  40. Costa, Julio C.; Maxim, George; Leipold, Dirk Robert Walter; Scott, Baker, Microelectronics package with inductive element and magnetically enhanced mold compound component.
  41. Costa, Julio C.; Maxim, George; Leipold, Dirk Robert Walter; Scott, Baker, Microelectronics package with inductive element and magnetically enhanced mold compound component.
  42. Costa, Julio C.; Maxim, George; Leipold, Dirk Robert Walter; Scott, Baker, Microelectronics package with inductive element and magnetically enhanced mold compound component.
  43. Leipold, Dirk Robert Walter; Maxim, George; Costa, Julio C.; Scott, Baker, Microelectronics package with integrated sensors.
  44. Leipold, Dirk Robert Walter; Maxim, George; Costa, Julio C.; Scott, Baker, Microelectronics package with integrated sensors.
  45. Leipold, Dirk Robert Walter; Maxim, George; Costa, Julio C.; Scott, Baker, Microelectronics package with integrated sensors.
  46. Leipold, Dirk Robert Walter; Maxim, George; Costa, Julio C.; Scott, Baker, Microelectronics package with integrated sensors.
  47. Costa, Julio C.; Maxim, George, Microelectronics package with self-aligned stacked-die assembly.
  48. Leipold, Dirk Robert Walter; Costa, Julio C.; Scott, Baker; Maxim, George, Printed circuit module having a semiconductor device with a protective layer in place of a low-resistivity handle layer.
  49. Leipold, Dirk Robert Walter; Costa, Julio C.; Scott, Baker; Maxim, George, Printed circuit module having a semiconductor device with a protective layer in place of a low-resistivity handle layer.
  50. Leipold, Dirk Robert Walter; Costa, Julio C.; Scott, Baker; Maxim, George, Printed circuit module having a semiconductor device with a protective layer in place of a low-resistivity handle layer.
  51. Leipold, Dirk Robert Walter; Costa, Julio C.; Scott, Baker; Maxim, George, Printed circuit module having a semiconductor device with a protective layer in place of a low-resistivity handle layer.
  52. Leipold, Dirk Robert Walter; Costa, Julio C.; Scott, Baker; Maxim, George, Printed circuit module having a semiconductor device with a protective layer in place of a low-resistivity handle layer.
  53. Leipold, Dirk Robert Walter; Costa, Julio C.; Scott, Baker; Maxim, George, Printed circuit module having a semiconductor device with a protective layer in place of a low-resistivity handle layer.
  54. Leipold, Dirk Robert Walter; Costa, Julio C.; Scott, Baker; Maxim, George, Printed circuit module having a semiconductor device with a protective layer in place of a low-resistivity handle layer.
  55. Leipold, Dirk Robert Walter; Costa, Julio C.; Scott, Baker; Maxim, George, Printed circuit module having a semiconductor device with a protective layer in place of a low-resistivity handle layer.
  56. Leipold, Dirk Robert Walter; Costa, Julio C.; Scott, Baker; Maxim, George, Printed circuit module having a semiconductor device with a protective layer in place of a low-resistivity handle layer.
  57. Leipold, Dirk Robert Walter; Costa, Julio C.; Scott, Baker, Printed circuit module having semiconductor device with a polymer substrate and methods of manufacturing the same.
  58. Leipold, Dirk Robert Walter; Costa, Julio C.; Scott, Baker, Printed circuit module having semiconductor device with a polymer substrate and methods of manufacturing the same.
  59. Leipold, Dirk Robert Walter; Costa, Julio C.; Scott, Baker, Printed circuit module having semiconductor device with a polymer substrate and methods of manufacturing the same.
  60. M체he,Andreas, Process for calibrating the temperature control unit of an oven and oven for carrying out this process.
  61. Leipold, Dirk Robert Walter; Maxim, George; Scott, Baker; Costa, Julio C., Radio frequency (RF) switch.
  62. Costa, Julio C.; Maxim, George; Leipold, Dirk Robert Walter; Scott, Baker, Semiconductor package with reduced parasitic coupling effects and process for making the same.
  63. Jensen James A. (544 Cabot Dr. ; Hickory Hill Hockessin DE 19707), Silicon-filled aluminum polymer precursors to SiC-AlN ceramics.
  64. Costa, Julio C.; Shuttleworth, David M.; Antonell, Michael J., Silicon-on-plastic semiconductor device and method of making the same.
  65. Costa, Julio C.; Shuttleworth, David M.; Antonell, Michael J., Silicon-on-plastic semiconductor device and method of making the same.
  66. Costa, Julio C.; Shuttleworth, David M.; Antonell, Michael J., Silicon-on-plastic semiconductor device and method of making the same.
  67. Costa, Julio C., Silicon-on-plastic semiconductor device with interfacial adhesion layer.
  68. Costa, Julio C.; Vandemeer, Jan Edward, Substrate structure with embedded layer for post-processing silicon handle elimination.
  69. Costa, Julio C.; Vandemeer, Jan Edward, Substrate structure with embedded layer for post-processing silicon handle elimination.
  70. Costa, Julio C.; Vandemeer, Jan Edward, Substrate structure with embedded layer for post-processing silicon handle elimination.
  71. Costa, Julio C.; Aigner, Robert, Thermally enhanced semiconductor package and process for making the same.
  72. Costa, Julio C.; Maxim, George; Leipold, Dirk Robert Walter; Scott, Baker, Thermally enhanced semiconductor package having field effect transistors with back-gate feature.
  73. Costa, Julio C.; Maxim, George; Leipold, Dirk Robert Walter; Scott, Baker, Thermally enhanced semiconductor package having field effect transistors with back-gate feature.
  74. Costa, Julio C.; Maxim, George; Leipold, Dirk Robert Walter; Scott, Baker, Thermally enhanced semiconductor package having field effect transistors with back-gate feature.
  75. Costa, Julio C.; Maxim, George; Leipold, Dirk Robert Walter; Scott, Baker, Thermally enhanced semiconductor package having field effect transistors with back-gate feature.
  76. Costa, Julio C.; Maxim, George; Leipold, Dirk Robert Walter; Scott, Baker, Thermally enhanced semiconductor package having field effect transistors with back-gate feature.
  77. Costa, Julio C.; Maxim, George; Leipold, Dirk Robert Walter; Scott, Baker, Thermally enhanced semiconductor package having field effect transistors with back-gate feature.
  78. Costa, Julio C.; Maxim, George; Leipold, Dirk Robert Walter; Scott, Baker; Hatcher, Jr., Merrill Albert; Mobley, Stephen, Thermally enhanced semiconductor package with thermal additive and process for making the same.
  79. Costa, Julio C.; Maxim, George; Leipold, Dirk Robert Walter; Scott, Baker; Hatcher, Jr., Merrill Albert; Mobley, Stephen, Thermally enhanced semiconductor package with thermal additive and process for making the same.
  80. Costa, Julio C.; Maxim, George; Leipold, Dirk Robert Walter; Scott, Baker; Hatcher, Jr., Merrill Albert; Mobley, Stephen, Thermally enhanced semiconductor package with thermal additive and process for making the same.
  81. Costa, Julio C.; Maxim, George; Leipold, Dirk Robert Walter; Scott, Baker; Hatcher, Jr., Merrill Albert; Mobley, Stephen, Thermally enhanced semiconductor package with thermal additive and process for making the same.
  82. Costa, Julio C.; Maxim, George; Leipold, Dirk Robert Walter; Scott, Baker; Hatcher, Jr., Merrill Albert; Mobley, Stephen, Thermally enhanced semiconductor package with thermal additive and process for making the same.
  83. Costa, Julio C.; Maxim, George; Leipold, Dirk Robert Walter; Scott, Baker; Hatcher, Jr., Merrill Albert; Mobley, Stephen, Thermally enhanced semiconductor package with thermal additive and process for making the same.
  84. Costa, Julio C.; Maxim, George; Leipold, Dirk Robert Walter; Scott, Baker; Hatcher, Jr., Merrill Albert; Mobley, Stephen, Thermally enhanced semiconductor package with thermal additive and process for making the same.
  85. Costa, Julio C.; Maxim, George; Leipold, Dirk Robert Walter; Scott, Baker; Hatcher, Jr., Merrill Albert; Mobley, Stephen, Thermally enhanced semiconductor package with thermal additive and process for making the same.
  86. Costa, Julio C.; Maxim, George; Leipold, Dirk Robert Walter; Scott, Baker; Hatcher, Jr., Merrill Albert; Mobley, Stephen, Thermally enhanced semiconductor package with thermal additive and process for making the same.
  87. Costa, Julio C.; Maxim, George; Leipold, Dirk Robert Walter; Scott, Baker; Hatcher, Jr., Merrill Albert; Mobley, Stephen, Thermally enhanced semiconductor package with thermal additive and process for making the same.
  88. Li Che-Yu (Ithaca NY), Tiled panel display assembly.
  89. Li Che-Yu (Ithaca NY), Tiled panel display assembly.
  90. Costa, Julio C.; Hammond, Jonathan Hale; Vandemeer, Jan Edward; Hatcher, Merrill Albert; Chadwick, Jon, Wafer-level package with enhanced performance.
  91. Hatcher, Jr., Merrill Albert; Hammond, Jonathan Hale; Chadwick, Jon; Costa, Julio C.; Vandemeer, Jan Edward, Wafer-level package with enhanced performance.
  92. Hatcher, Jr., Merrill Albert; Hammond, Jonathan Hale; Chadwick, Jon; Costa, Julio C.; Vandemeer, Jan Edward, Wafer-level package with enhanced performance.
  93. Hatcher, Jr., Merrill Albert; Hammond, Jonathan Hale; Chadwick, Jon; Costa, Julio C.; Vandemeer, Jan Edward, Wafer-level package with enhanced performance.
  94. Vandemeer, Jan Edward; Hammond, Jonathan Hale; Costa, Julio C., Wafer-level package with enhanced performance.
  95. Vandemeer, Jan Edward; Hammond, Jonathan Hale; Costa, Julio C., Wafer-level package with enhanced performance.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로