$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

High speed optical interconnect 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-031/12
  • H01L-031/16
출원번호 US-0740742 (1991-08-06)
발명자 / 주소
  • Austin Francis D. (Haymarket) Kachmarik Richard (Bealeton) Olson Leonard T. (Centreville VA)
출원인 / 주소
  • International Business Machines Corporation (Armonk NY 02)
인용정보 피인용 횟수 : 85  인용 특허 : 0

초록

An optoelectronic package with direct free space optical communication between pairs of optical transmitters and receivers located on different substrate surfaces in a closely spaced stack of chip carrying substrates is disclosed. The transmitters and receivers are aligned so that a light beam from

대표청구항

An optoelectronic package providing free space optical communication between a plurality of substrates arranged in a stacked, spaced relationship each substrate in the package having devices mounted thereon, the package comprising: a first substrate having substantially parallel first and second sur

이 특허를 인용한 특허 (85)

  1. Kim, Jae-Joon; Lin, Yu-Shiang; Pang, Liang-Teck; Silberman, Joel A., 3D chip stack skew reduction with resonant clock and inductive coupling.
  2. Kim, Jae-Joon; Lin, Yu-Shiang; Pang, Liang-Teck; Silberman, Joel A., 3D chip stack skew reduction with resonant clock and inductive coupling.
  3. Silberman, Joel A.; Wordeman, Matthew R., 3D integrated circuit stack-wide synchronization circuit.
  4. Silberman, Joel A.; Wordeman, Matthew R., 3D integrated circuit stack-wide synchronization circuit.
  5. Beakes, Michael P.; Lo, Shih-Hsien; Scheuermann, Michael R.; Wordeman, Matthew R., 3D inter-stratum connectivity robustness.
  6. Kim, Jae-Joon; Lin, Yu-Shiang; Pang, Liang-Teck; Silberman, Joel A., AC supply noise reduction in a 3D stack with voltage sensing and clock shifting.
  7. Isaksson, Jan, Active optical device.
  8. Wang, Shih Yuan; Beausoleil, Raymond G.; Wu, Wei; Spillane, Sean M., Apparatus and method for subterranean distribution of optical signals.
  9. Lovejoy Michael L. (Albuquerque NM) Rose Benny H. (Albuquerque NM) Craft David C. (Albuquerque NM) Enquist Paul M. (Cary NC) Slater ; Jr. David B. (Raleigh NC), CMOS-compatible InP/InGaAs digital photoreceiver.
  10. Scheuermann, Michael R.; Silberman, Joel A.; Wordeman, Matthew R., Configuration of connections in a 3D stack of integrated circuits.
  11. Tanaka Junji (Yamatokoriyama JPX) Watanabe Masanobu (Ikoma-gun JPX), Data transfer apparatus utilizing infrared rays.
  12. Chan, Eric Yuen-Jun, Detector for plastic optical fiber networks.
  13. Badehi, Avner; Rockman, Sylvie, Electro-optic integrated circuits and methods for the production thereof.
  14. Badehi, Avner; Rockman, Sylvie, Electro-optical circuitry having integrated connector and methods for the production thereof.
  15. White, Christopher J.; Cok, Ronald S.; Hamer, John W.; Arnold, Andrew, Electroluminescent display device with optically communicating chiplets.
  16. Imai, Shigeki; Nagai, Tomoyuki; Yamazaki, Shunpei; Koyama, Jun, Electronic circuit device.
  17. Imai,Shigeki; Nagai,Tomoyuki; Yamazaki,Shunpei; Koyama,Jun, Electronic circuit device with optical sensors and optical shutters at specific locations.
  18. Geusic, Joseph E.; Ahn, Kie Y.; Forbes, Leonard, Electronic systems using optical waveguide interconnects formed through a semiconductor wafer.
  19. Geusic,Joseph E.; Ahn,Kie Y.; Forbes,Leonard, Electronic systems using optical waveguide interconnects formed throught a semiconductor wafer.
  20. Doyle,Gary R.; Goodnow,Kenneth J.; Harding,Riyon W.; Kampf,Francis A.; Norman,Jason M.; Ventrone,Sebastian T., Fiber optic transmission lines on an SOC.
  21. Yamazaki Shuntaro,JPX ; Nagahori Takeshi,JPX, Fiber-optic access system for subscriber optical communication.
  22. Palmer, William Devereux; LaBennett, Richard, Flexible optoelectronic circuit and associated method.
  23. Bjorndahl,William D.; Berenz,John Joseph, Free space optical bus.
  24. Wachtler Kurt P. ; Walter David N. ; Mowatt Larry J., HDI land grid array packaged device having electrical and optical interconnects.
  25. Geusic,Joseph E.; Ahn,Kie Y.; Forbes,Leonard, Integrated circuits using optical fiber interconnects formed through a semiconductor wafer.
  26. Geusic,Joseph E.; Ahn,Kie Y.; Forbes,Leonard, Integrated circuits using optical waveguide interconnects formed through a semiconductor wafer and methods for forming same.
  27. Helvajian, Henry; Janson, Siegfried W., Integrated glass ceramic systems.
  28. Bratkovski, Alex; Wang, Shih-Yuan; Patel, Chandrakant, Integrated heat sink for a microchip.
  29. Jacobowitz, Lawrence; Knickerbocker, John U.; Luijten, Ronald P.; Shinde, Subhash L., Manufacturable optical connection assemblies.
  30. Kim, Jeong-Kyoum; Song, Indal; Choi, Junghwan, Memory chip package having optically and electrically connected chips, memory system having the same and driving method thereof.
  31. Heinz Willebrand, Method and apparatus for free-space optical communication without electro-optical conversion.
  32. Willebrand, Heinz, Method and apparatus for free-space optical communication without eletro-optical conversion.
  33. Benner, Alan F.; Lin, How Tzu; Pompeo, Frank L.; Shinde, Subhash L., Method and apparatus for providing optoelectronic communication with an electronic device.
  34. Benner,Alan F.; Lin,How Tzu; Pompeo,Frank L.; Shinde,Subhash L., Method and apparatus for providing optoelectronic communication with an electronic device.
  35. Emma, Philip G., Method and apparatus to facilitate direct surface cooling of a chip within a 3D stack of chips using optical interconnect.
  36. Emma, Philip G., Method and apparatus to facilitate direct surface cooling of a chip within a 3D stack of chips using optical interconnect.
  37. Emma, Philip G., Method and apparatus to facilitate direct surface cooling of a chip within a 3D stack of chips using optical interconnect.
  38. Murphy, Tim; Gotcher, Lee, Method and system for electrically coupling a chip to chip package.
  39. Murphy, Tim; Gotcher, Lee, Method and system for electrically coupling a chip to chip package.
  40. Murphy, Tim; Gotcher, Lee, Method and system for electrically coupling a chip to chip package.
  41. Murphy, Tim; Gotcher, Lee, Method and system for electrically coupling a chip to chip package.
  42. Murphy,Tim; Gotcher,Lee, Method and system for electrically coupling a chip to chip package.
  43. Murphy,Tim; Gotcher,Lee, Method and system for electrically coupling a chip to chip package.
  44. Murali,Venkatesan, Method of creating an angled waveguide using lithographic techniques.
  45. Feldman Michael R. (Charlotte NC) Turlik Iwona (Raleigh NC) Adema Gretchen M. (Raleigh NC), Microelectronic module having optical and electrical interconnects.
  46. Feldman Michael R. ; Turlik Iwona ; Adema Gretchen M., Microelectronic module having optical and electrical interconnects.
  47. Tanguay ; Jr. Armand R. (Fullerton CA) Jenkins B. Keith (Long Beach CA), Modulator-based photonic chip-to-chip interconnections for dense three-dimensional multichip module integration.
  48. Glenn Thomas P., Mounting for a semiconductor integrated circuit device.
  49. Glenn Thomas P., Mounting having an aperture cover with adhesive locking feature for flip chip optical integrated circuit device.
  50. Miyashita,Mamoru; Ohta,Hiroki, Multilayer wiring board, method of mounting components, and image pick-up device.
  51. Li, Hai; Chen, Yiran; Liu, Hongyue; Huang, Henry F., Non-volatile resistive sense memory on-chip cache.
  52. Weis, Bernd X., Optical connection and connection unit for the exchange of data between devices.
  53. Byers, Charles Calvin; Hinterlong, Stephen Joseph; Novotny, Robert Allen, Optical interconnect for mezzanine circuit boards.
  54. Hudgins Clay E. ; Paradiso Louis R., Optical interconnect module.
  55. Julien, Martin; Brunner, Robert, Optical interconnects in cooling substrates.
  56. Howland, Stephen R.; Knickerbocker, John U.; Ostrander, Steven P.; Schmatz, Martin L., Optical land grid array interposer.
  57. Shimoda,Tatsuya; Inoue,Satoshi, Optical signal transmission board and apparatus.
  58. Han, Hongtao; Feldman, Michael R., Optical subassembly.
  59. Doany, Fuad Elias; Schow, Clint Lee, Optical transceiver module with optical windows.
  60. Hattori Yoshikazu,JPX, Optical transmission mechanism for mount chip and chip mounting.
  61. Tan, Michael Renne Ty; Simon, Glenn C.; Mathai, Sagi Varghese, Optical transmitter and receiver circuit arrangement.
  62. Kosemura Takahiko,JPX, Optical transmitting/receiving method and apparatus.
  63. Osamu Suzuki JP; Takayuki Watanabe JP, Optoelectronic integrated circuit device.
  64. Ahmad Umar M. ; Atwood Eugene R., Optoelectronic interconnection of integrated circuits.
  65. Pang, Liang-Teck; Silberman, Joel A.; Wordeman, Matthew R., Programming the behavior of individual chips or strata in a 3D stack of integrated circuits.
  66. Pang, Liang-Teck; Silberman, Joel A.; Wordeman, Matthew R., Programming the behavior of individual chips or strata in a 3D stack of integrated circuits.
  67. Trezza, John A., Security mapping and auto reconfiguration.
  68. Kato,Kiyoshi; Takayama,Toru; Maruyama,Junya; Goto,Yuugo; Ohno,Yumiko, Semiconductor device comprising a light emitting element and a light receiving element.
  69. Suzuki Seigo,JPX, Semiconductor device enabling temperature control in the chip thereof.
  70. Yamazaki, Shunpei; Nomura, Ryoji; Abe, Hiroko; Yukawa, Mikio; Arai, Yasuyuki, Semiconductor device having light-emitting element and light-receiving element for transmitting among circuits formed over the plurality of substrates.
  71. Hsu, Louis L.; Joshi, Rajiv V.; Radens, Carl; Mandelman, Jack A.; Yuan, Tsorng-Dih, Semiconductor device utilizing alignment marks for globally aligning the front and back sides of a semiconductor substrate.
  72. Kim, Yong-Hoon; Kim, Ji-Chul; Shin, Seong-Ho; Choi, In-Ho, Semiconductor package stack having a heat slug.
  73. Sankman, Robert L.; Swan, Johanna M.; Nikonov, Dmitri E.; Kim, Raseong, Semiconductor package with optical port.
  74. Hwang, In Chul; Cho, Il Hwan; Kim, Ki Young; Yang, Kyoung Mo; Ahn, Jae Joon; Cho, Chong Ho, Semiconductor packages with optical transceivers.
  75. Cohn, David Leslie; McBride, Dennis Jay; Montoye, Robert Kevin, Spacer - connector stud for stacked surface laminated multichip modules and methods of manufacture.
  76. Cohn, David Leslie; McBride, Dennis Jay; Montoye, Robert Kevin, Spacer-connector stud for stacked surface laminated multi-chip modules and methods of manufacture.
  77. Pogge H. Bernhard ; Iyer Subramania S., Structure for precision multichip assembly.
  78. Aoki Hikoharu,JPX ; Ushiki Takaaki,JPX ; Nakajima Hirochika,JPX, Substrate with optical waveguide and method of making the same.
  79. Thomas P. Glenn, Surface acoustical wave flip chip.
  80. Bucelot, Thomas J.; Pang, Liang-Teck; Restle, Phillip J., Synchronizing global clocks in 3D stacks of integrated circuits by shorting the clock network.
  81. Willebrand, Heinz; Clark, Gerald R., Terrestrial optical communication network of integrated fiber and free-space links which requires no electro-optical conversion between links.
  82. Chan, Eric Yuen-Jun, Transceiver for plastic optical fiber networks.
  83. Bose, Pradip; Carpenter, Gary D.; Floyd, Michael S.; Kursun, Eren; Restle, Phillip J.; Scheuermann, Michael R., Vertical power budgeting and shifting for three-dimensional integration.
  84. Trezza, John A., Wafer scale integration and remoted subsystems using opto-electronic transceivers.
  85. Li, Zong-Fu, Windowed package for electronic circuitry.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로