$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Method and apparatus for a backup power controller for volatile random access memory 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-012/16
출원번호 US-0626586 (1990-12-07)
발명자 / 주소
  • Noya Eric S. (Groton MA) Arnott Randy M. (Clinton MA)
출원인 / 주소
  • Digital Equipment Corporation (Maynard MA 02)
인용정보 피인용 횟수 : 39  인용 특허 : 0

초록

A method and apparatus for a software actuable backup power controller for selectively controlling power to a volatile random access cache memory. If memory does not contain any data that needs to be retained during a primary power failure the controller isolates memory from the backup power supply

대표청구항

Apparatus for providing power to a volatile random access memory in a computer system comprising: a circuit board; volatile random access memory mounted on said circuit board; a primary power source normally connected to said memory; a backup power source mounted on said circuit board normally disco

이 특허를 인용한 특허 (39)

  1. Smith Gerald E., Adaptive power failure recovery.
  2. Cho, Byungcheol, Alarm-based backup and restoration for a semiconductor storage device.
  3. Osaki Tomoko,JPX ; Tenma Shoji,JPX, Apparatus and method for controlling power supply for computer system during service interruption.
  4. Saegusa Takashi,JPX ; Fujiwara Hisatoshi,JPX, Apparatus having a first microcomputer for reading first and second data from a non-volatile memory and processing the s.
  5. Fukumori,Mitsuo, Backup power supply device for a storage device.
  6. Leete, Brian A.; Green, Carl I., Computer memory power backup.
  7. Ahn Hee-Geol,KRX, Computer system with an advanced power saving function and an operating method therefor.
  8. Tojo, Mihoko; Kobayashi, Hidefumi; Oota, Yusuke; Hayashi, Satoshi; Umezawa, Keiichi, Data storage device and method.
  9. Taleb, Hassan; Ludet, David; Delaunay, Eric; Beaunoir, Nicolas; Furet, Thierry; Bellanger, Franck; Chauvier, Laurent; Proust, Laurent; Douat, Laurent, Digital television decoder.
  10. Simionescu Horia Cristian ; Bui Luan Kha ; Henson James A. ; Gold Clifford M., Embedded cache manager.
  11. Brant William Alexander ; Nielson Michael Edward ; Howard Gary Ward, Fault tolerant controller system and method.
  12. Muir, Robert Lindley; Boesen, John; Jones, Mike, Gaming machine power fail enhancement.
  13. Muir, Robert Lindley; Boesen, John; Jones, Mike, Gaming machine power fail enhancement.
  14. Muir, Robert Lindley; Boesen, John; Jones, Mike, Gaming machine power fail enhancement.
  15. Berke,Stuart; Chiasson,Shane, Information handling system including a memory device capable of being powered by a battery.
  16. Zhu, Limin; Speers, Theodore; Bakker, Gregory, Integrated circuit device having state-saving and initialization feature.
  17. Zhu,Limin; Speers,Theodore; Bakker,Gregory, Integrated circuit device having state-saving and initialization feature.
  18. Balasubramanian, Rabindranath; Kolkind, Kurt; Bakker, Gregory, Integrated circuit including programmable logic and external-device chip-enable override control.
  19. Yamada Yuichi (Kawasaki JPX) Kizu Hirohiko (Kawasaki JPX), Method and apparatus allowing hot replacement of circuit boards.
  20. Lim Jae-Doo,KRX ; Lee Chang-Ho,KRX, Method and apparatus for executing a scheduled operation after wake up from power off state.
  21. Green Lawrence M. ; Hammon Richard L., Method and circuit for maintaining charge in a backup battery.
  22. Garg, Manish; Rao, Kiran Batni Raghavendra; Pineda De Gyvez, Jose De Jesus, Method for reducing power consumption in a state retaining circuit, state retaining circuit and electronic device.
  23. Liong Thomas Singkiat (San Jose CA) Rao Krishnakumar (Fremont CA) Gupta Parveen Kumar (Fremont CA), Modular cache memory battery backup system.
  24. Liong Thomas Singkiat ; Nagaraj Ashwath ; Rao Krishnakumar, Modular mirrored cache memory battery backup system.
  25. Stoneback, Dean A., Parallel split powering.
  26. Yamanaka, Ryoichiro; Fukuoka, Yuji, Power consumption reduction device for data backup.
  27. Lin James C., Power management architecture for a reconfigurable write-back cache.
  28. Matsui, Satoshi, Power supply voltage regulator circuit and microcomputer.
  29. Balasubramanian, Rabindranath; Zhu, Limin; Bakker, Gregory, Programmable system on a chip for temperature monitoring and control.
  30. Balasubramanian,Rabindranath; Zhu,Limin; Bakker,Gregory, Programmable system on a chip for temperature monitoring and control.
  31. Hicksted Richard L. ; Glaser Michael,DEX, Reserved cylinder for SCSI device write back cache.
  32. Fleischmann, Marc; Anvin, H. Peter, Restoring processor context in response to processor power-up.
  33. Fuller Samuel (Austin TX), Secondary cache system for portable computer.
  34. Hirofuji Susumu,JPX ; Kaneko Hiroyuki,JPX ; Yoneyama Tadashi,JPX, Semiconductor disk device having a large capacity of quick-access memory and hard disk for backup and its data storage m.
  35. Robert E. Costello, Static random access memory backup.
  36. Kawakubo,Yosuke, Storage unit having normal and backup power sources for use in retaining data when normal power fails.
  37. Madter, Richard C.; Werder, Karin Alicia; Huang, Wei Yao, System and method for automatically saving memory contents of a data processing device on power failure.
  38. Fleischmann, Marc; Anvin, H. Peter, System and method for preserving internal processor context when the processor is powered down and restoring the internal processor context when processor is restored.
  39. Fleischmann, Marc; Anvin, H. Peter, System and method for saving and restoring a processor state without executing any instructions from a first instruction set.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로