$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Method of making an adaptive configurable gate array 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-021/80
  • H01L-021/304
출원번호 US-0651068 (1991-02-04)
발명자 / 주소
  • Anderson James M. (Huntington Beach CA) Coulson Andrew R. (Santa Monica CA) Demaioribus Vincent J. (Redondo Beach CA) Nicholas Henry T. (Redondo Beach CA)
출원인 / 주소
  • TRW Inc. (Redondo Beach CA 02)
인용정보 피인용 횟수 : 127  인용 특허 : 0

초록

A new configurable gate array is defined in a master slice wafer form without borders of the kind currently known between constituent transistor gates, effectively providing a sea of gates over the wafer, interrupted if at all by islands, containing markers or the like; and a resultant application s

대표청구항

The process of forming an ASIC chip which comprises the steps of: forming a configurable gate array on a semiconductor wafer, said array containing a plurality of transistors arranged in rows and columns; personalizing said array to define at least one application specific integrated circuit located

이 특허를 인용한 특허 (127)

  1. Or-Bach, Zvi; Wurman, Ze'ev, 3D integrated circuit with logic.
  2. Sekar, Deepak C.; Or-Bach, Zvi; Cronquist, Brian, 3D memory semiconductor device and structure.
  3. Or-Bach, Zvi, 3D semiconductor device.
  4. Or-Bach, Zvi, 3D semiconductor device.
  5. Or-Bach, Zvi; Wurman, Ze'ev, 3D semiconductor device.
  6. Or-Bach, Zvi; Wurman, Zeev, 3D semiconductor device.
  7. Or-Bach, Zvi; Cronquist, Brian; Sekar, Deepak, 3D semiconductor device and structure.
  8. Or-Bach, Zvi; Cronquist, Brian; Sekar, Deepak, 3D semiconductor device and structure.
  9. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian, 3D semiconductor device and structure.
  10. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian; Beinglass, Israel; de Jong, Jan Lodewijk, 3D semiconductor device and structure.
  11. Sekar, Deepak; Or-Bach, Zvi; Cronquist, Brian, 3D semiconductor device and structure.
  12. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian; Beinglass, Israel; Wurman, Ze'ev; Lim, Paul, 3D semiconductor device and structure with back-bias.
  13. Or-Bach, Zvi; Wurman, Ze'ev, 3D semiconductor device including field repairable logics.
  14. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian; Wurman, Zeev, 3D semiconductor device, fabrication method and system.
  15. Or-Bach, Zvi; Widjaja, Yuniarto, 3DIC system with a two stable state memory and back-bias region.
  16. Or-Bach, Zvi; Wurman, Zeev, Automation for monolithic 3D devices.
  17. Cook Robert Francis ; Liniger Eric Gerhard ; Mendelson Ronald Lee ; Whiteside Richard Charles, Chip crack stop.
  18. Mitwalsky Alexander R. ; Chen Tze-Chiang, Crack stops.
  19. Mitwalsky Alexander R. ; Chen Tze-Chiang, Crack stops.
  20. Sugiyama, Saori; Gotoh, Yasuko, Display panel and display device.
  21. Keefer, Bowie G.; McLean, Christopher R.; Brown, Michael J., Electrical current generation system.
  22. Dinkel Bettina A. ; Lee Pei-Ing ; Levine Ernest N., Energy relieving crack stop.
  23. Keefer,Bowie G.; Babicki,Matthew L.; Kirby,Mark H., Enhanced solid oxide fuel cell systems.
  24. Igor Y. Khandros ; Thomas H. Distefano, Face-up semiconductor chip assemblies.
  25. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian, Integrated circuit device and structure.
  26. Or-Bach, Zvi; Wurman, Zeev, Method for design and manufacturing of a 3D semiconductor device.
  27. Bansal,Jai P., Method for designing structured ASICS in silicon processes with three unique masking steps.
  28. Or-Bach, Zvi, Method for developing a custom device.
  29. Or-Bach, Zvi; Sekar, Deepak C., Method for fabricating novel semiconductor and optoelectronic devices.
  30. Cronquist, Brian; Beinglass, Isreal; de Jong, Jan Lodewijk; Sekar, Deepak C.; Or-Bach, Zvi, Method for fabrication of a semiconductor device and structure.
  31. Or-Bach, Zvi; Cronquist, Brian; Beinglass, Isreal; de Jong, Jan Lodewijk; Sekar, Deepak C., Method for fabrication of a semiconductor device and structure.
  32. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian, Method for fabrication of a semiconductor device and structure.
  33. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian; Beinglass, Israel; de Jong, Jan Lodewijk, Method for fabrication of a semiconductor device and structure.
  34. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian; Beinglass, Israel; de Jong, Jan Lodewijk, Method for fabrication of a semiconductor device and structure.
  35. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian; Beinglass, Israel; de Jong, Jan Lodewijk, Method for fabrication of a semiconductor device and structure.
  36. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian; Lim, Paul, Method for fabrication of a semiconductor device and structure.
  37. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian; Wurman, Ze'ev, Method for fabrication of a semiconductor device and structure.
  38. Sekar, Deepak; Or-Bach, Zvi; Cronquist, Brian, Method for fabrication of a semiconductor device and structure.
  39. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian; Beinglass, Israel; de Jong, Jan Lodewijk, Method for fabrication of configurable systems.
  40. Nelson,Michael D., Method for storing and shipping programmable ASSP devices.
  41. Blanchard, Richard A., Method for using a surface geometry for a MOS-gated device in the manufacture of dice having different sizes.
  42. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian; Beinglass, Israel; Wurman, Ze'ev; Lim, Paul, Method of constructing a semiconductor device and structure.
  43. Bang, Ju-mi, Method of creating photo mask layout, computer readable recording medium storing programmed instructions for executing the method, and mask imaging system.
  44. Or-Bach, Zvi; Cronquist, Brian; Beinglass, Isreal; de Jong, Jan Lodewijk; Sekar, Deepak C., Method of fabricating a semiconductor device and structure.
  45. Sivilotti Massimo Antonio ; Tanner John Edward ; Luo Jin, Method of fabricating various-sized passivated integrated circuit chips from a borderless gate array.
  46. Kim, Eunjung; Park, Sohyun; Kim, Bong-Soo; Hwang, Yoosang; Kim, Dong-Wan; Han, Junghoon, Method of forming semiconductor device including edge chip and related device.
  47. Or-Bach, Zvi; Sekar, Deepak; Cronquist, Brian; Wurman, Ze'ev, Method of forming three dimensional integrated circuit devices using layer transfer technique.
  48. Or-Bach, Zvi; Widjaja, Yuniarto, Method of maintaining a memory state.
  49. Pasch Nicholas F. (Pacifica CA), Method of making an integrated circuit chip having an array of logic gates.
  50. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian, Method of manufacturing a semiconductor device and structure.
  51. Sekar, Deepak C.; Or-Bach, Zvi, Method of manufacturing a semiconductor device with two monocrystalline layers.
  52. Or-Bach, Zvi; Cronquist, Brian; Beinglass, Israel; de Jong, J. L.; Sekar, Deepak C.; Lim, Paul, Method of manufacturing a three dimensional integrated circuit by transfer of a mono-crystalline layer.
  53. Or-Bach, Zvi; Cronquist, Brian; Sekar, Deepak, Method of processing a semiconductor device.
  54. Or-Bach, Zvi; Wurman, Zeev, Method to construct a 3D semiconductor device.
  55. Or-Bach, Zvi; Wurman, Ze'ev, Method to construct systems.
  56. Or-Bach, Zvi; Wurman, Ze'ev, Method to form a 3D semiconductor device.
  57. Or-Bach, Zvi; Sekar, Deepak; Cronquist, Brian, Method to form a 3D semiconductor device and structure.
  58. Boyle, Adrian A.; Meignan, Oonagh, Methods and systems for laser machining a substrate.
  59. Igor Y. Khandros ; Thomas H. Distefano, Methods of making semiconductor chip assemblies.
  60. Khandros Igor Y. ; DiStefano Thomas H., Methods of making semiconductor chip assemblies.
  61. Khandros Igor Y. ; Distefano Thomas H., Methods of making semiconductor chip assemblies.
  62. Redmond, Ian R., Micro lens and method and apparatus for fabricating.
  63. Khandros,Igor Y.; DiStefano,Thomas H., Microelectronic component and assembly having leads with offset portions.
  64. Khandros,Igor Y.; DiStefano,Thomas H., Microelectronic component and assembly having leads with offset portions.
  65. Or-Bach, Zvi; Cronquist, Brian; Beinglass, Israel; de Jong, Jan Lodewijk; Sekar, Deepak C., Monolithic three-dimensional semiconductor device and structure.
  66. Varela, Alejandro; Harling, Troy L.; Vanlare, Daniel E., Offset field grid for efficient wafer layout.
  67. Sun, Jonathan Zanhong; Raoux, Simone; Wichramasinghe, Hemantha, Phase-change memory cell and method of fabricating the phase-change memory cell.
  68. Sun,Jonathan Zanhong; Raoux,Simone; Wichramasinghe,Hemantha, Phase-change memory cell and method of fabricating the phase-change memory cell.
  69. Sekar, Deepak C.; Or-Bach, Zvi, Self aligned semiconductor device and structure.
  70. Or-Bach, Zvi; Lim, Paul; Sekar, Deepak C., Semiconductor and optoelectronic devices.
  71. Or-Bach, Zvi; Sekar, Deepak, Semiconductor and optoelectronic devices.
  72. Or-Bach, Zvi; Sekar, Deepak C., Semiconductor and optoelectronic devices.
  73. Or-Bach, Zvi; Sekar, Deepak C., Semiconductor and optoelectronic devices.
  74. Or-Bach, Zvi; Sekar, Deepak C., Semiconductor and optoelectronic devices.
  75. Khandros,Igor Y.; DiStefano,Thomas H., Semiconductor chip assemblies, methods of making same and components for same.
  76. Khandros,Igor Y.; Distefano,Thomas H., Semiconductor chip assemblies, methods of making same and components for same.
  77. Khandros Igor Y. ; Distefano Thomas H., Semiconductor chip package with center contacts.
  78. Or Bach,Zvi; Cooke,Laurence; Apostol,Adrian; Iacobut,Romeo, Semiconductor device.
  79. Or-Bach, Zvi, Semiconductor device and structure.
  80. Or-Bach, Zvi, Semiconductor device and structure.
  81. Or-Bach, Zvi; Cronquist, Brian, Semiconductor device and structure.
  82. Or-Bach, Zvi; Cronquist, Brian, Semiconductor device and structure.
  83. Or-Bach, Zvi; Cronquist, Brian, Semiconductor device and structure.
  84. Or-Bach, Zvi; Cronquist, Brian, Semiconductor device and structure.
  85. Or-Bach, Zvi; Cronquist, Brian, Semiconductor device and structure.
  86. Or-Bach, Zvi; Cronquist, Brian, Semiconductor device and structure.
  87. Or-Bach, Zvi; Cronquist, Brian; Beinglass, Israel; de Jong, Jan Lodewijk; Sekar, Deepak C., Semiconductor device and structure.
  88. Or-Bach, Zvi; Cronquist, Brian; Beinglass, Israel; de Jong, Jan Lodewijk; Sekar, Deepak C.; Lim, Paul, Semiconductor device and structure.
  89. Or-Bach, Zvi; Cronquist, Brian; Beinglass, Israel; de Jong, Jan Lodewijk; Sekar, Deepak C.; Wurman, Zeev, Semiconductor device and structure.
  90. Or-Bach, Zvi; Cronquist, Brian; Sekar, Deepak, Semiconductor device and structure.
  91. Or-Bach, Zvi; Cronquist, Brian; Sekar, Deepak, Semiconductor device and structure.
  92. Or-Bach, Zvi; Cronquist, Brian; Sekar, Deepak, Semiconductor device and structure.
  93. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian, Semiconductor device and structure.
  94. Or-Bach, Zvi; Sekar, Deepak; Cronquist, Brian, Semiconductor device and structure.
  95. Or-Bach, Zvi; Sekar, Deepak; Cronquist, Brian, Semiconductor device and structure.
  96. Or-Bach, Zvi; Sekar, Deepak; Cronquist, Brian; Lim, Paul, Semiconductor device and structure.
  97. Or-Bach, Zvi; Widjaja, Yuniarto; Sekar, Deepak C., Semiconductor device and structure.
  98. Or-Bach, Zvi; Wurman, Zeev, Semiconductor device and structure.
  99. Sekar, Deepak C.; Or-Bach, Zvi, Semiconductor device and structure.
  100. Sekar, Deepak C.; Or-Bach, Zvi, Semiconductor device and structure.
  101. Sekar, Deepak C; Or-Bach, Zvi; Lim, Paul, Semiconductor device and structure.
  102. Sekar, Deepak; Or-Bach, Zvi; Cronquist, Brian, Semiconductor device and structure.
  103. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian, Semiconductor device and structure for heat removal.
  104. Sekar, Deepak C.; Or-Bach, Zvi; Cronquist, Brian, Semiconductor device and structure for heat removal.
  105. Sekar, Deepak; Or-Bach, Zvi; Cronquist, Brian, Semiconductor device and structure for heat removal.
  106. Yamaha Takahisa (Hamamatsu JPX), Semiconductor device capable of preventing humidity invasion.
  107. Or-Bach, Zvi; Cooke, Laurance, Semiconductor device having borderless logic array and flexible I/O.
  108. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian, Semiconductor devices and structures.
  109. Or-Bach, Zvi; Wurman, Zeev, Semiconductor devices and structures.
  110. Chitranjan N. Reddy, Semiconductor devices having cooperative mode option at assembly stage and method thereof.
  111. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian; Wurman, Zeev, Semiconductor system and device.
  112. Or-Bach, Zvi; Sekar, Deepak; Cronquist, Brian; Wurman, Ze'ev, Semiconductor system and device.
  113. Sekar, Deepak; Or-Bach, Zvi; Cronquist, Brian, Semiconductor system, device and structure with heat removal.
  114. Mignardi Michael A. (Dallas TX) Ng Laurinda (Plano TX) Croff Ronald S. (Allen TX) McKenna Robert (Houston TX) Dyer Lawrence D. (Richardson TX), Separation of wafer into die with wafer-level processing.
  115. Igor Y. Khandros ; Thomas H. DiStefano, Stacked chip assembly.
  116. Kirk,Robert S., Structured ASIC device with configurable die size and selectable embedded functions.
  117. Kirk, Robert S., Structured ASIC with configurable die size and selectable embedded functions.
  118. Van Haren, Richard Johannes Franciscus; Rijpers, Bartolomeus Petrus; Singh, Harminder; Finken, Gerald Arthur, Substrate comprising a mark.
  119. Van Haren, Richard Johannes Franciscus; Rijpers, Bartolomeus Petrus; Singh, Harminder; Finken, Gerald Arthur, Substrate comprising a mark.
  120. Or-Bach, Zvi; Cronquist, Brian; Beinglass, Israel; de Jong, J. L.; Sekar, Deepak C., System comprising a semiconductor device and structure.
  121. Or-Bach, Zvi; Cronquist, Brian; Beinglass, Israel; de Jong, Jan Lodewijk; Sekar, Deepak C.; Wurman, Zeev, System comprising a semiconductor device and structure.
  122. Or-Bach, Zvi; Cronquist, Brian; Beinglass, Israel; de Jong, Jan Lodewijk; Sekar, Deepak C.; Wurman, Zeev, System comprising a semiconductor device and structure.
  123. Or-Bach, Zvi; Cronquist, Brian; Beinglass, Israel; de Jong, Jan Lodewijk; Sekar, Deepak C.; Wurman, Zeev, System comprising a semiconductor device and structure.
  124. Bassett Stephen J., Universal I/O pad structure for in-line or staggered wire bonding or arrayed flip-chip assembly.
  125. Zommer, Nathan; Ochi, Sam Seiichiro, Video and content controlled backlight.
  126. Zommer, Nathan; Ochi, Sam Seiichiro, Video and content controlled backlight.
  127. Khandros Igor Y. (Peekskill NY) Distefano Thomas H. (Bronxville NY), Wafer-scale techniques for fabrication of semiconductor chip assemblies.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로