$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

System for DMA block data transfer based on linked control blocks 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-013/28
출원번호 US-0297778 (1989-01-13)
발명자 / 주소
  • Fogg
  • Jr. Richard G. (Austin TX) Mathis Joseph R. (Georgetown TX) Nicholson James O. (Austin TX)
출원인 / 주소
  • International Business Machines Corporation (Armonk NY 02)
인용정보 피인용 횟수 : 170  인용 특허 : 0

초록 ▼

A DMA controller has an attached, dedicated memory. Data objects are stored on the heap and connected by pointers. Each data object contains DMA block transfer control parameters. A single block transfer made up of several separate transfers, with each separate transfer defined by one data object. T

대표청구항 ▼

A system for controlling data transfers in a digital computer between a memory and another device, comprising: a controller for transferring data over a system bus between the memory and the other device independently of a central processor, such transfer performed according to transfer control para

이 특허를 인용한 특허 (170)

  1. Larson, Douglas A.; Cronin, Jeffrey J, Apparatus and method for data bypass for a bi-directional data bus in a hub-based memory sub-system.
    상세보기
  2. Larson, Douglas A.; Cronin, Jeffrey J., Apparatus and method for data bypass for a bi-directional data bus in a hub-based memory sub-system.
    상세보기
  3. Larson, Douglas A.; Cronin, Jeffrey J., Apparatus and method for data bypass for a bi-directional data bus in a hub-based memory sub-system.
    상세보기
  4. Larson, Douglas A.; Cronin, Jeffrey J., Apparatus and method for data bypass for a bi-directional data bus in a hub-based memory sub-system.
    상세보기
  5. Jeddeloh, Joseph M., Apparatus and method for direct memory access in a hub-based memory system.
    상세보기
  6. Jeddeloh,Joseph M., Apparatus and method for direct memory access in a hub-based memory system.
    상세보기
  7. Jeddeloh,Joseph M., Apparatus and method for direct memory access in a hub-based memory system.
    상세보기
  8. Radke,William; Peterson,James R., Apparatus and method for distributed memory control in a graphics processing system.
    상세보기
  9. Griffin, Gerry; McLoughlin, Michael, Apparatus and method for two computing elements in a fault-tolerant server to execute instructions in lockstep.
    상세보기
  10. Long,Finbarr Denis; Ardini,Joseph; Kirkpatrick,Dana A.; O'Keeffe,Michael James, Apparatus and methods for fault-tolerant computing using a switching fabric.
    상세보기
  11. Edwards, Jr., John W., Apparatus and methods for identifying bus protocol violations.
    상세보기
  12. Meyer, James W.; Kanski, Cory, Arbitration system and method for memory responses in a hub-based memory system.
    상세보기
  13. Meyer,James W.; Kanski,Cory, Arbitration system and method for memory responses in a hub-based memory system.
    상세보기
  14. Matsunami Naoto,JPX ; Yoshida Minoru,JPX ; Miyazawa Shoichi,JPX ; Oeda Takashi,JPX ; Honda Kiyoshi,JPX ; Ohno Shuji,JPX, Array disk controller for grouping host commands into a single virtual host command.
    상세보기
  15. Jeddeloh, Joseph, Buffer control system and method for a memory system having outstanding read and write request buffers.
    상세보기
  16. Jeddeloh, Joseph M., Buffer control system and method for a memory system having outstanding read and write request buffers.
    상세보기
  17. Jeddeloh,Joseph M., Buffer control system and method for a memory system having outstanding read and write request buffers.
    상세보기
  18. Leong Raymond M. ; Johnson Derek ; Arcoleo Mathew R., Cascadable multi-channel network memory with dynamic allocation.
    상세보기
  19. Ronen Stilkol IL; Yaron Serfati IL, Combined associate processor and memory architecture.
    상세보기
  20. Lee,Whay Sing; Rao,Raghavendra; Nishtala,Satyanarayana, Composite DMA disk controller for efficient hardware-assisted data transfer operations.
    상세보기
  21. Kondou Takeshi,JPX ; Hirata Toshiaki,JPX ; Matsunaga Kazuo,JPX ; Takada Osamu,JPX, Computer system and method of issuing input/output commands therefrom.
    상세보기
  22. Johnson Mark A., DMA configurable channel with memory width N and with steering logic comprising N multiplexors, each multiplexor having a single one-byte input and N one-byte outputs.
    상세보기
  23. Robbins Daniel C., DMA controller with semaphore communication protocol.
    상세보기
  24. Sota, Yasuhiro, Data transfer apparatus performing DMA data transfer from non-consecutive addresses.
    상세보기
  25. LaBerge, Paul A., Delay line synchronizer apparatus and method.
    상세보기
  26. LaBerge, Paul A., Delay line synchronizer apparatus and method.
    상세보기
  27. LaBerge, Paul A., Delay line synchronizer apparatus and method.
    상세보기
  28. Troeller Mark W. ; Fuccio Michael L. ; Gardner Linda S. ; Moreton Henry P. ; Nielsen Michael J. K., Direct memory access apparatus for transferring a block of data having discontinous addresses using an address calculating circuit.
    상세보기
  29. Andrews Lawrence P. (Boca Raton FL) Arias Derrick (Coral Springs FL) Mandalia Baiju D. (Boca Raton FL) Ortega Oscar E. (Miami Beach FL) Sinibaldi John C. (Pompano Beach FL) Williams Kevin B. (North L, Direct memory access unit for transferring data between processor memories in multiprocessing systems.
    상세보기
  30. Bakke, Brian E., Dumping using limited system address space.
    상세보기
  31. LaBerge, Paul A., Dynamic command and/or address mirroring system and method for memory modules.
    상세보기
  32. LaBerge,Paul A., Dynamic command and/or address mirroring system and method for memory modules.
    상세보기
  33. Somers, Jeffrey S.; Huang, Wen-Yi; Tetreault, Mark D.; Wegner, Timothy M., Fault-tolerant computer system with voter delay buffer.
    상세보기
  34. Suffin, A. Charles; Amato, Joseph S.; Joyce, Paul, Fault-tolerant maintenance bus architecture.
    상세보기
  35. Suffin, A. Charles, Fault-tolerant maintenance bus protocol and method for using the same.
    상세보기
  36. Olson Steven E. ; Shaw Jhy-Ping, High speed dynamic chaining of DMA operations without suspending a DMA controller or incurring race conditions.
    상세보기
  37. Caffee, Brian Richard; Warner, Scott Charles; La, Louis Ba; Marconi, Theresa Michelle, High-performance digital image memory allocation and control system.
    상세보기
  38. Chisholm Douglas Roderick ; Hoch Gary ; Lee Timothy Vincent ; McNeill ; Jr. Andrew Boyce ; Wachtel Ed, Information handling system for transfer of command blocks to a local processing side without local processor intervent.
    상세보기
  39. Avidan Akerib IL, Input/output methods for associative processor.
    상세보기
  40. Rader,Sheila M.; Garani,Pradeep; Steininger,Franz; Lucas,Brian G., Integrated processor platform supporting wireless handheld multi-media devices.
    상세보기
  41. Shrock Eugene L. ; Bartlett Peter J., Intelligent SCSI-2/DMA processor.
    상세보기
  42. McIlvain James Elkins ; Shepard William Chambers, Logical positioning within a storage device by a storage controller.
    상세보기
  43. Jeddeloh, Joseph M.; James, Ralph, Memory arbitration system and method having an arbitration packet protocol.
    상세보기
  44. Jeddeloh, Joseph M.; James, Ralph, Memory arbitration system and method having an arbitration packet protocol.
    상세보기
  45. Jeddeloh,Joseph M.; James,Ralph, Memory arbitration system and method having an arbitration packet protocol.
    상세보기
  46. Jeddeloh,Joseph M.; James,Ralph, Memory arbitration system and method having an arbitration packet protocol.
    상세보기
  47. Jeddeloh, Joseph M., Memory hub and access method having a sequencer and internal row caching.
    상세보기
  48. Lee, Terry R.; Jeddeloh, Joseph, Memory hub and access method having internal prefetch buffers.
    상세보기
  49. Lee,Terry R.; Jeddeloh,Joseph, Memory hub and access method having internal prefetch buffers.
    상세보기
  50. Lee,Terry R.; Jeddeloh,Joseph M., Memory hub and access method having internal prefetch buffers.
    상세보기
  51. Jeddeloh, Joseph M., Memory hub and method for memory sequencing.
    상세보기
  52. Jeddeloh,Joseph M., Memory hub and method for memory sequencing.
    상세보기
  53. Jeddeloh,Joseph M., Memory hub and method for memory sequencing.
    상세보기
  54. Jeddeloh, Joseph M., Memory hub and method for memory system performance monitoring.
    상세보기
  55. Jeddeloh,Joseph M., Memory hub and method for memory system performance monitoring.
    상세보기
  56. Jeddeloh,Joseph M., Memory hub and method for memory system performance monitoring.
    상세보기
  57. Jeddeloh,Joseph M., Memory hub and method for providing memory sequencing hints.
    상세보기
  58. Jeddeloh,Joseph M., Memory hub and method for providing memory sequencing hints.
    상세보기
  59. Jobs, Jeffrey R.; Stenglein, Thomas A., Memory hub architecture having programmable lane widths.
    상세보기
  60. Jobs, Jeffrey R.; Stenglein, Thomas A., Memory hub architecture having programmable lane widths.
    상세보기
  61. Jobs, Jeffrey R.; Stenglein, Thomas A., Memory hub architecture having programmable lane widths.
    상세보기
  62. Jobs, Jeffrey R.; Stenglein, Thomas A., Memory hub architecture having programmable lane widths.
    상세보기
  63. Jobs,Jeffrey R.; Stenglein,Thomas A., Memory hub architecture having programmable lane widths.
    상세보기
  64. Jeddeloh, Joseph M., Memory hub bypass circuit and method.
    상세보기
  65. Jeddeloh,Joseph M., Memory hub bypass circuit and method.
    상세보기
  66. Jeddeloh,Joseph M., Memory hub bypass circuit and method.
    상세보기
  67. Jeddeloh,Joseph M., Memory hub bypass circuit and method.
    상세보기
  68. Jeddeloh, Joseph M., Memory hub tester interface and method for use thereof.
    상세보기
  69. Jeddeloh,Joseph M., Memory hub tester interface and method for use thereof.
    상세보기
  70. Schnepper, Randy L., Memory hub with integrated non-volatile memory.
    상세보기
  71. Schnepper, Randy L., Memory hub with integrated non-volatile memory.
    상세보기
  72. Schnepper,Randy L., Memory hub with integrated non-volatile memory.
    상세보기
  73. Schnepper,Randy L., Memory hub with integrated non-volatile memory.
    상세보기
  74. Jeddeloh, Joseph M., Memory hub with internal cache and/or memory access prediction.
    상세보기
  75. Jeddeloh, Joseph M., Memory hub with internal cache and/or memory access prediction.
    상세보기
  76. Jeddeloh, Joseph M., Memory hub with internal cache and/or memory access prediction.
    상세보기
  77. Jeddeloh,Joseph M., Memory hub with internal cache and/or memory access prediction.
    상세보기
  78. Pax, George E.; Greeff, Roy E., Memory module and method having improved signal routing topology.
    상세보기
  79. Pax, George E.; Greeff, Roy E., Memory module and method having improved signal routing topology.
    상세보기
  80. Pax, George E.; Greeff, Roy E., Memory module and method having improved signal routing topology.
    상세보기
  81. Pax,George E.; Greeff,Roy E., Memory module and method having improved signal routing topology.
    상세보기
  82. Pax,George E.; Greeff,Roy E., Memory module and method having improved signal routing topology.
    상세보기
  83. Pax,George E.; Greeff,Roy E., Memory module and method having improved signal routing topology.
    상세보기
  84. Jeddeloh, Joseph M.; Lee, Terry R., Memory modules having a memory hub containing a posted write buffer, a memory device interface and a link interface, and method of posting write requests in memory modules.
    상세보기
  85. Carmichael Richard D. ; Ward Joel M. ; Winchell Michael A., Method and apparatus for controlling (N+I) I/O channels with (N) data managers in a homogenous software programmable en.
    상세보기
  86. Carmichael Richard D. ; Ward Joel M. ; Winchell Michael A., Method and apparatus for controlling I/O channels responsive to an availability of a plurality of I/O devices to transf.
    상세보기
  87. Somers, Jeffrey; Alden, Andrew; Edwards, John, Method and apparatus for efficiently moving portions of a memory block.
    상세보기
  88. Manseau, Daniel A., Method and apparatus for managing out of order memory transactions.
    상세보기
  89. Bar-Shalom, Ofer, Method and apparatus for reducing host processor activity during interaction with peripheral devices.
    상세보기
  90. Bar-Shalom, Ofer, Method and apparatus for reducing host processor activity during interaction with peripheral devices.
    상세보기
  91. James,Ralph, Method and system for capturing and bypassing memory transactions in a hub-based memory system.
    상세보기
  92. James,Ralph, Method and system for capturing and bypassing memory transactions in a hub-based memory system.
    상세보기
  93. Jeddeloh, Joseph M.; Lee, Terry R., Method and system for controlling memory accesses to memory modules having a memory hub architecture.
    상세보기
  94. Jeddeloh,Joseph M.; Lee,Terry R., Method and system for controlling memory accesses to memory modules having a memory hub architecture.
    상세보기
  95. Hoch Gary B. (Coral Springs FL) Lee Timothy V. (Boca Raton FL) McCrary Rex E. (Boca Raton FL) Payne Stephanie P. (Boca Raton FL) Petkevich Daniel (Ft. Lauderdale FL) Pham Hai V. (Margate FL), Method and system for dynamically appending a data block to a variable length transmit list while transmitting another d.
    상세보기
  96. James, Ralph, Method and system for synchronizing communications links in a hub-based memory system.
    상세보기
  97. James,Ralph, Method and system for synchronizing communications links in a hub-based memory system.
    상세보기
  98. Cronin, Jeffrey J.; Larson, Douglas A., Method and system for terminating write commands in a hub-based memory system.
    상세보기
  99. Cronin,Jeffrey J.; Larson,Douglas A., Method and system for terminating write commands in a hub-based memory system.
    상세보기
  100. Somers, Jeffrey S.; Tetreault, Mark D.; Wegner, Timothy M., Method and system for upgrading fault-tolerant systems.
    상세보기
  101. Beukema Bruce Leroy ; Buckland Patrick Allen ; Chen Wen-Tzer Thomas ; Elko David Arlen ; Judd Ian David,GBX ; Recio Renato John, Method of minimizing host CPU utilization in driving an adapter by residing in system memory a command/status block a soft interrupt block and a status block queue.
    상세보기
  102. Tetreault,Mark, Methods and apparatus for computer bus error termination.
    상세보기
  103. Soulier, Paul E., Methods and structure for recursive scatter/gather lists.
    상세보기
  104. Jeddeloh, Joseph M., Multiple processor system and method including multiple memory hub modules.
    상세보기
  105. Jeddeloh, Joseph M., Multiple processor system and method including multiple memory hub modules.
    상세보기
  106. Jeddeloh, Joseph M., Multiple processor system and method including multiple memory hub modules.
    상세보기
  107. Jeddeloh, Joseph M., Multiple processor system and method including multiple memory hub modules.
    상세보기
  108. Jeddeloh,Joseph M., Multiple processor system and method including multiple memory hub modules.
    상세보기
  109. Jeddeloh,Joseph M., Multiple processor system and method including multiple memory hub modules.
    상세보기
  110. Jeddeloh,Joseph M.; Lee,Terry R., Posted write buffers and methods of posting write requests in memory modules.
    상세보기
  111. Lee, Terry R.; Jeddeloh, Joseph M., Reconfigurable memory module and method.
    상세보기
  112. Lee, Terry R.; Jeddeloh, Joseph M., Reconfigurable memory module and method.
    상세보기
  113. Lee, Terry R.; Jeddeloh, Joseph M., Reconfigurable memory module and method.
    상세보기
  114. Lee,Terry R.; Jeddeloh,Joseph M., Reconfigurable memory module and method.
    상세보기
  115. Hemmert Rudolf,DEX ; Fischer Christian,DEX, Service switching point having a direct memory access controller.
    상세보기
  116. Bryan Hornung ; Bryan Marietta, Sharing list for multi-node DMA write operations.
    상세보기
  117. Staats Erik P., Software architecture for controlling data streams based on linked command blocks.
    상세보기
  118. LaBerge, Paul A., System and method for an asynchronous data buffer having buffer write and read pointers.
    상세보기
  119. LaBerge, Paul A., System and method for an asynchronous data buffer having buffer write and read pointers.
    상세보기
  120. LaBerge, Paul A., System and method for an asynchronous data buffer having buffer write and read pointers.
    상세보기
  121. Jeddeloh,Joseph M., System and method for arbitration of memory responses in a hub-based memory system.
    상세보기
  122. James,Ralph, System and method for communicating the synchronization status of memory modules during initialization of the memory modules.
    상세보기
  123. James,Ralph, System and method for communicating the synchronization status of memory modules during initialization of the memory modules.
    상세보기
  124. Jeddeloh, Joseph M., System and method for memory hub-based expansion bus.
    상세보기
  125. Jeddeloh, Joseph M., System and method for memory hub-based expansion bus.
    상세보기
  126. Jeddeloh,Joseph M., System and method for memory hub-based expansion bus.
    상세보기
  127. Jeddeloh,Joseph M., System and method for memory hub-based expansion bus.
    상세보기
  128. Jeddeloh,Joseph M., System and method for memory hub-based expansion bus.
    상세보기
  129. Jeddeloh,Joseph M., System and method for memory hub-based expansion bus.
    상세보기
  130. Jeddeloh,Joseph M., System and method for memory hub-based expansion bus.
    상세보기
  131. Murphy,Tim, System and method for multiple bit optical data transmission in memory systems.
    상세보기
  132. Murphy,Tim, System and method for multiple bit optical data transmission in memory systems.
    상세보기
  133. Jeddeloh, Joseph M., System and method for on-board diagnostics of memory modules.
    상세보기
  134. Jeddeloh,Joseph M., System and method for on-board diagnostics of memory modules.
    상세보기
  135. Jeddeloh,Joseph M., System and method for on-board diagnostics of memory modules.
    상세보기
  136. Jeddeloh, Joseph M., System and method for on-board timing margin testing of memory modules.
    상세보기
  137. Jeddeloh,Joseph M., System and method for on-board timing margin testing of memory modules.
    상세보기
  138. Graham, Simon P., System and method for operating a SCSI bus with redundant SCSI adaptors.
    상세보기
  139. Nelvin, Robert E.; Tetreault, Mark D.; Alden, Andrew; Dolaty, Mohsen; Edwards, Jr., John W.; Kement, Michael W.; MacLeod, John R., System and method for operating a system with redundant peripheral bus controllers.
    상세보기
  140. Taylor,George R., System and method for optically interconnecting memory devices.
    상세보기
  141. Taylor,George R., System and method for optically interconnecting memory devices.
    상세보기
  142. Taylor,George R., System and method for optically interconnecting memory devices.
    상세보기
  143. Taylor,George R., System and method for optically interconnecting memory devices.
    상세보기
  144. Janzen, Jeffery W., System and method for optimizing interconnections of components in a multichip memory module.
    상세보기
  145. Janzen, Jeffery W., System and method for optimizing interconnections of components in a multichip memory module.
    상세보기
  146. Janzen, Jeffery W., System and method for optimizing interconnections of components in a multichip memory module.
    상세보기
  147. Ryan, Kevin J., System and method for optimizing interconnections of memory devices in a multichip module.
    상세보기
  148. Ryan, Kevin J., System and method for optimizing interconnections of memory devices in a multichip module.
    상세보기
  149. Ryan, Kevin J., System and method for optimizing interconnections of memory devices in a multichip module.
    상세보기
  150. Liong, Thomas S., System and method for prioritized context switching for streaming data memory transfers.
    상세보기
  151. Jeddeloh, Joseph M.; LaBerge, Paul, System and method for read synchronization of memory modules.
    상세보기
  152. Jeddeloh, Joseph M.; LaBerge, Paul A., System and method for read synchronization of memory modules.
    상세보기
  153. Jeddeloh,Joseph M.; LaBerge,Paul, System and method for read synchronization of memory modules.
    상세보기
  154. Jeddeloh,Joseph M.; LaBerge,Paul, System and method for read synchronization of memory modules.
    상세보기
  155. Jeddeloh,Joseph M.; Lee,Terry, System and method for selective memory module power management.
    상세보기
  156. Jeddeloh,Joseph M.; Lee,Terry, System and method for selective memory module power management.
    상세보기
  157. Jeddeloh,Joseph M.; Lee,Terry, System and method for selective memory module power management.
    상세보기
  158. James, Ralph; Jeddeloh, Joe, System and method for transmitting data packets in a computer system having a memory hub architecture.
    상세보기
  159. James, Ralph; Jeddeloh, Joe, System and method for transmitting data packets in a computer system having a memory hub architecture.
    상세보기
  160. James,Ralph; Jeddeloh,Joe, System and method for transmitting data packets in a computer system having a memory hub architecture.
    상세보기
  161. James,Ralph, System and method for using a learning sequence to establish communications on a high-speed nonsynchronous interface in the absence of clock forwarding.
    상세보기
  162. James,Ralph, System and method for using a learning sequence to establish communications on a high-speed nonsynchronous interface in the absence of clock forwarding.
    상세보기
  163. James,Ralph, System and method for using a learning sequence to establish communications on a high-speed nonsynchronous interface in the absence of clock forwarding.
    상세보기
  164. Jeddeloh, Joseph M.; Lee, Terry R., System for controlling memory accesses to memory modules having a memory hub architecture.
    상세보기
  165. Anemojanis Eugene, System for identifying memory segment bounded by previously accessed memory locations within data block and transferring.
    상세보기
  166. O'Toole Anthony J.P. ; Chari Sriraman, System for managing direct memory access transfer in a multi-channel system using circular descriptor queue, descriptor.
    상세보기
  167. Kaiser John Michael ; Maule Warren Edward ; Schaaf Robert George ; Victor David Wayne, System for transferring data from a source device to a target device in which the address of data movement engine is det.
    상세보기
  168. Barbou-Des-Places, Francois; Crane, Neil G.; Desai, Lionel D.; Sokol, Jr., Joseph, Techniques for moving data between memory types.
    상세보기
  169. Lee,Terry R.; Jeddeloh,Joseph M., Wavelength division multiplexed memory module, memory system and method.
    상세보기
  170. Lee,Terry R.; Jeddeloh,Joseph M., Wavelength division multiplexed memory module, memory system and method.
    상세보기

관련 콘텐츠

섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로