$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

[미국특허] Multilayer package 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-023/48
  • H01L-029/46
  • H01L-029/62
  • H01L-029/64
출원번호 US-0893807 (1992-06-04)
우선권정보 JP-0134613 (1991-06-06); JP-0139006 (1992-05-29)
발명자 / 주소
  • Hirano Naohiko (Yokohama JPX)
출원인 / 주소
  • Kabushiki Kaisha Toshiba (Kawasaki JPX 03)
인용정보 피인용 횟수 : 52  인용 특허 : 0

초록

The present invention provides a multilayer ceramic package, which comprises a conductive layer, formed like a square layer, applying a power voltage VDD or a ground voltage VSS to a semiconductor device, and having a square hole in its central portion, a plurality of inner leads connected to the co

대표청구항

A multilayer package, comprising: a semiconductor device; a conductive layer applying a power voltage VDD or a ground voltage VSS to said semiconductor device; a plurality of inner leads having one end connected to said conductive layer at the inner portion of said conductive layer and other end con

이 특허를 인용한 특허 (52) 인용/피인용 타임라인 분석

  1. Crane ; Jr. Stanford W. ; Larcomb Daniel ; Krishnapura Lakshminarasimha, Apparatus for and method of manufacturing a semiconductor die carrier.
  2. Crane, Jr., Stanford W.; Larcomb, Daniel; Krishnapura, Lakshminarasimha, Apparatus for and method of manufacturing a semiconductor die carrier.
  3. Anthony, Anthony A.; Anthony, William M., Arrangement for energy conditioning.
  4. Anthony, Anthony A.; Anthony, William M., Arrangement for energy conditioning.
  5. Anthony, Anthony A.; Anthony, William M., Arrangement for energy conditioning.
  6. Anthony, Anthony A.; Anthony, William M., Arrangement for energy conditioning.
  7. Crane, Jr., Stanford W.; Portuondo, Maria M.; Erickson, Willard; Bizzarri, Maurice, Backplane system having high-density electrical connectors.
  8. Crane, Jr.,Stanford W., Backplane system having high-density electrical connectors.
  9. Pedder David John,GBX, Ball grid array arrangement.
  10. Banerjee Koushik, Bond pad functional layout on die to improve package manufacturability and assembly.
  11. Banerjee Koushik, Bond pad functional layout on die to improve package manufacturability and assembly.
  12. Morgan, Chad William, Circuit board for an electrical connector assembly.
  13. Crane ; Jr. Stanford W. ; Portuondo Maria M. ; Erickson Willard ; Bizzarri Maurice, Computer having a high density connector system.
  14. Crane ; Jr. Stanford W. ; Portuondo Maria M. ; Erickson Willard ; Bizzarri Maurice, Computer system having a modular architecture.
  15. Crane ; Jr. Stanford W. ; Portuondo Maria M. ; Cruz Edward V. ; Razo Vincent R. ; Fynn Shaun, Computer system having a motorized door mechanism.
  16. Crane ; Jr. Stanford W. (Boca Raton FL) Portuondo Maria M. (Boca Raton FL) Cruz Edward V. (Newbury Park CA) Razo Vincent R. (Granada Hills CA) Fynn Shaun (West Hollywood CA), Computer with two fans and two air circulation areas.
  17. Crane ; Jr. Stanford W., Electrical interconnect system with wire receiving portion.
  18. Anthony, Anthony A.; Anthony, William M., Energy conditioning circuit arrangement for integrated circuit.
  19. Crane ; Jr. Stanford W., High-density electrical interconnect system.
  20. Crane ; Jr. Stanford W., High-density electrical interconnect system.
  21. Crane ; Jr. Stanford W. (3934 NW. 57th St. Boca Raton FL 33496), High-density electrical interconnect system.
  22. Crane, Jr., Stanford W., High-density electrical interconnect system.
  23. Wieloch Christopher J., Insulated surface mount circuit board construction.
  24. Siu, William M.; Bhattacharyya, Bidyut K., Integrated circuit die and/or package having a variable pitch contact array for maximization of number of signal lines per routing layer.
  25. Siu,William M.; Bhattacharyya,Bidyut K., Integrated circuit die and/or package having a variable pitch contact array for maximization of number of signal lines per routing layer.
  26. Varker Charles J. ; Dreyer Michael L. ; Zirkle Thomas E., Interconnect run between a first point and a second point in a semiconductor device for reducing electromigration failu.
  27. Anthony, William M.; Anthony, David; Anthony, Anthony, Internally overlapped conditioners.
  28. Liberkowski Janusz B. (5884 Macadam Ct. San Jose CA 95123), Lattice interconnect method and apparatus for manufacturing multi-chip modules.
  29. Mosley Joseph M. ; Portuondo Maria M. ; Taylor Drew L., Low profile semiconductor die carrier.
  30. Dawson Robert, Metal layer interconnects with improved performance characteristics.
  31. Anthony, William M.; Anthony, David; Anthony, Anthony, Method for making internally overlapped conditioners.
  32. Crane ; Jr. Stanford W. ; Portuondo Maria M., Method of manufacturing a semiconductor chip carrier.
  33. Crane, Jr., Stanford W., Modular architecture for high bandwidth computers.
  34. Takeuchi Yasushi,JPX, Multilayer printed circuit board.
  35. Crane ; Jr. Stanford W. ; Portuondo Maria M. ; Erickson Willard ; Bizzarri Maurice, Passive backplane capable of being configured to a variable data path width corresponding to a data size of the pluggab.
  36. Barrow, Michael, Perimeter matrix ball grid array circuit package with a populated center.
  37. Barrow, Michael, Perimeter matrix ball grid array circuit package with a populated center.
  38. Anderson James C., Pin array set-up device.
  39. Crane, Jr., Stanford W.; Portuondo, Maria M., Prefabricated semiconductor chip carrier.
  40. Crane, Jr., Stanford W.; Portuondo, Maria M., Prefabricated semiconductor chip carrier.
  41. Stanford W. Crane, Jr. ; Maria M. Portuondo, Prefabricated semiconductor chip carrier.
  42. Kamikawa Yoshinori,JPX, Printed wiring board.
  43. Havemann Richard H., Selective performance enhancements for interconnect conducting paths.
  44. Crane, Jr., Stanford W.; Portuondo, Maria M., Semiconductor chip carrier affording a high-density external interface.
  45. Crane ; Jr. Stanford W. ; Portuondo Maria M., Semiconductor chip carrier including an interconnect component interface.
  46. Yamagata,Osamu, Semiconductor device and production method thereof.
  47. Mosley Joseph M. ; Portuondo Maria M., Semiconductor die carrier having a dielectric epoxy between adjacent leads.
  48. Crane ; Jr. Stanford W. ; Krishnapura Lakshminarasimha, Semiconductor die package for mounting in horizontal and upright configurations.
  49. Mori Hiroyuki,JPX, Semiconductor integrated circuit having an improved arrangement of power supply lines to reduce noise occurring therein.
  50. Iwasaki Hiroshi,JPX ; Aoki Hideo,JPX, Semiconductor package integral with semiconductor chip.
  51. Iwasaki Hiroshi,JPX ; Aoki Hideo,JPX, Semiconductor package integral with semiconductor chip.
  52. Asada Kenji,JPX ; Hamano Toshio,JPX ; Nukiwa Masaru,JPX, Semiconductor unit having semiconductor device and multilayer substrate, in which grounding conductors surround conducto.

활용도 분석정보

상세보기
다운로드
내보내기

활용도 Top5 특허

해당 특허가 속한 카테고리에서 활용도가 높은 상위 5개 콘텐츠를 보여줍니다.
더보기 버튼을 클릭하시면 더 많은 관련자료를 살펴볼 수 있습니다.

섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로