$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

[미국특허] Integrated circuit polishing method 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-021/302
출원번호 US-0858670 (1992-03-27)
발명자 / 주소
  • Yu Chris C. (Boise ID) Sandhu Gurtej S. (Boise ID) Doan Trung T. (Boise ID)
출원인 / 주소
  • Micron Technology, Inc. (Boise ID 02)
인용정보 피인용 횟수 : 147  인용 특허 : 0

초록

A semiconductor wafer has a surface layer to be planarized in a chemical mechanical polishing (CMP) process. An area of the layer that is higher than another area is altered so that the removal rate is higher. For example, if the surface layer is TEOS oxide, the higher layer may be bombarded with bo

대표청구항

A method of fabrication of an integrated circuit, said method comprising the steps of: providing a semiconductor wafer having a surface layer of a material to be planarized in a chemical mechanical polishing process; masking said surface layer to define first and second laterally adjacent portions o

이 특허를 인용한 특허 (147) 인용/피인용 타임라인 분석

  1. Molnar, Charles J., Abrasive finishing with lubricant and tracking.
  2. Molnar Charles J, Abrasive finishing with partial organic boundary layer.
  3. Taylor, Theodore M., Apparatus and method for conditioning a contact surface of a processing pad used in processing microelectronic workpieces.
  4. Taylor,Theodore M., Apparatus and method for conditioning a contact surface of a processing pad used in processing microelectronic workpieces.
  5. Taylor,Theodore M., Apparatus and method for conditioning a contact surface of a processing pad used in processing microelectronic workpieces.
  6. Taylor,Theodore M., Apparatus and method for conditioning a contact surface of a processing pad used in processing microelectronic workpieces.
  7. Taylor,Theodore M., Apparatus and method for conditioning a contact surface of a processing pad used in processing microelectronic workpieces.
  8. Taylor, Theodore M., Apparatus and method for enhanced processing of microelectronic workpieces.
  9. Wright David Q., Apparatus and method for polishing a semiconductor wafer in an overhanging position.
  10. Wright David Q., Apparatus and method for polishing a semiconductor wafer in an overhanging position.
  11. Trent T. Ward, Apparatus and method for reducing removal forces for CMP pads.
  12. Ward Trent T., Apparatus and method for reducing removal forces for CMP pads.
  13. Ward, Trent T., Apparatus and method for reducing removal forces for CMP pads.
  14. Ward, Trent T., Apparatus and method for reducing removal forces for CMP pads.
  15. Ward, Trent T., Apparatus and method for reducing removal forces for CMP pads.
  16. Daniel G. Custer ; Scott E. Moore, Apparatus for supplying flush fluid.
  17. Agarwal,Vishnu K., Apparatuses and methods for in-situ optical endpointing on web-format planarizing machines in mechanical or chemical-mechanical planarization of microelectronic-device substrate assemblies.
  18. Agarwal,Vishnu K.; Chopra,Dinesh, Apparatuses for forming a planarizing pad for planarization of microlectronic substrates.
  19. Agarwal,Vishnu K., Apparatuses for in-situ optical endpointing on web-format planarizing machines in mechanical or chemical-mechanical planarization of microelectronic-device substrate assemblies.
  20. Zhou Hao, Buffer grated structure for metrology mark and method for making the same.
  21. Willis, Stephen L., Chemical mechanical planarization of conductive material.
  22. Willis,Stephen L., Chemical mechanical planarization of conductive material.
  23. Choi,Yong Soo; Lee,Won Mo, Chemical mechanical polishing method for manufacturing semiconductor device.
  24. Pasqualoni, Anthony Mark; Mahulikar, Deepak; LaFollette, Larry A.; Jenkins, Richard J., Chemical mechanical polishing slurry composition for polishing conductive and non-conductive layers on semiconductor wafers.
  25. Jang Syun-Ming,TWX ; Chang Chung-Long,TWX, Chemical-mechanical polish method using an undoped silicon glass stop layer for polishing BPSG.
  26. Molnar, Charles J., Controlled lubricated finishing.
  27. Blalock Guy T. ; Stroupe Hugh E. ; Gordon Brian F., Deadhesion method and mechanism for wafer processing.
  28. Blalock, Guy T.; Stroupe, Hugh E.; Gordon, Brian F., Deadhesion method and mechanism for wafer processing.
  29. Blalock, Guy T.; Stroupe, Hugh E.; Gordon, Brian F., Deadhesion method and mechanism for wafer processing.
  30. Racanelli,Marco; Hu,Chun; Sherman,Phil N., Double-implant high performance varactor and method for manufacturing same.
  31. Lee Ellis,TWX, Dual damascene structure and its manufacturing method.
  32. Doan, Trung T., Endpoint detector and method for measuring a change in wafer thickness in chemical-mechanical polishing of semiconductor wafers and other microelectronic substrates.
  33. Gonzales David B. ; Bartlett Aaron T., Endpoint stabilization for polishing process.
  34. Gonzales, David B.; Bartlett, Aaron T., Endpoint stabilization for polishing process.
  35. Inoue, Yasunori; Okayama, Yoshio, Fabrication method of semiconductor device and abrasive liquid used therein.
  36. Thomas, Danielle A., Fingerprint detector with scratch resistant surface and embedded ESD protection grid.
  37. Molnar, Charles J, Finishing element using finishing aids.
  38. Charles J Molnar, Finishing element with finishing aids.
  39. Molnar, Charles J, Finishing method for semiconductor wafers using a lubricating boundary layer.
  40. Charles J. Molnar, Finishing with partial organic boundary layer.
  41. Molnar Charles J, Fixed abrasive finishing element having aids finishing method.
  42. McGregor Anderson D. ; Digges ; Jr. Thomas G., Flatness and throughput of single side polishing of wafers.
  43. Streinz Christopher C. ; Mueller Brian L. ; Lucarelli Michael A. ; Walters Max H., Fluoride additive containing chemical mechanical polishing slurry and method for use of same.
  44. Blalock Guy, Global planarization method and apparatus.
  45. Blalock Guy, Global planarization method and apparatus.
  46. Blalock, Guy, Global planarization method and apparatus.
  47. Peschke Matthias L. (Poughkeepsie NY) Stengl Reinhard J. (Wappinger Falls NY), Global planarization using self aligned polishing or spacer technique and isotropic etch process.
  48. Sooriakumar Kathirgamasundaram ; Meitzler Allen Henry ; McCarthy Shaun Leaf ; Haeberle Russell J., Hermetically sealed microelectronic device and method of forming same.
  49. Ngo Minh Van ; Cheung Robin W., High density capping layers with improved adhesion to copper interconnects.
  50. Molnar, Charles J., In situ control with lubricant and tracking.
  51. Molnar,Charles J, In situ finishing control.
  52. Molnar, Charles J, In situ friction detector method and apparatus.
  53. Inoue, Yasunori; Mizuhara, Hideki, Manufacturing method of semiconductor device including an insulation film on a conductive layer.
  54. Hayden Daniel B., Membrane-like filter element for chemical mechanical polishing slurries.
  55. Charles F. Drill ; Milind Weling, Method and apparatus for a gaseous environment providing improved control of CMP process.
  56. Chopra, Dinesh; Meikle, Scott G., Method and apparatus for controlling chemical interactions during planarization of microelectronic substrates.
  57. Robinson Karl M., Method and apparatus for endpointing mechanical and chemical-mechanical planarization of microelectronic substrates.
  58. Sandhu Gurtej S., Method and apparatus for endpointing mechanical and chemical-mechanical polishing of substrates.
  59. Sandhu,Gurtej S., Method and apparatus for endpointing mechanical and chemical-mechanical polishing of substrates.
  60. Meikle, Scott G., Method and apparatus for forming a planarizing pad having a film and texture elements for planarization of microelectronic substrates.
  61. Meikle,Scott G., Method and apparatus for forming a planarizing pad having a film and texture elements for planarization of microelectronic substrates.
  62. Meikle,Scott G., Method and apparatus for forming a planarizing pad having a film and texture elements for planarization of microelectronic substrates.
  63. Kramer, Stephen J.; Joslyn, Michael J., Method and apparatus for forming and using planarizing pads for mechanical and chemical-mechanical planarization of microelectronic substrates.
  64. Kramer,Stephen J.; Joslyn,Michael J., Method and apparatus for forming and using planarizing pads for mechanical and chemical-mechanical planarization of microelectronic substrates.
  65. Robinson Karl M., Method and apparatus for increasing chemical-mechanical-polishing selectivity.
  66. Robinson, Karl M., Method and apparatus for increasing chemical-mechanical-polishing selectivity.
  67. Robinson Karl M., Method and apparatus for increasing-chemical-polishing selectivity.
  68. Walker Michael A., Method and apparatus for stopping mechanical and chemical mechanical planarization of substrates at desired endpoints.
  69. Walker Michael A., Method and apparatus for stopping mechanical and chemical-mechanical planarization of substrates at desired endpoints.
  70. Moore, Scott E., Method and apparatus for supporting a microelectronic substrate relative to a planarization pad.
  71. Moore,Scott E., Method and apparatus for supporting a microelectronic substrate relative to a planarization pad.
  72. Blalock, Guy T.; Stroupe, Hugh E.; Carroll, Lynn J., Method for applying uniform pressurized film across wafer.
  73. Blalock, Guy T.; Stroupe, Hugh E.; Carroll, Lynn J., Method for applying uniform pressurized film across wafer.
  74. Blalock, Guy T.; Stroupe, Hugh E.; Carroll, Lynn J., Method for applying uniform pressurized film across wafer.
  75. Efferenn, Dirk; Moll, Hans-Peter, Method for filling depressions on a semiconductor wafer.
  76. Tsai Ming Hsing,TWX ; Shue Shaulin,TWX, Method for forming a copper damascene structure over tungsten plugs with improved adhesion, oxidation resistance, and diffusion barrier properties using nitridation of the tungsten plug.
  77. Agarwal, Vishnu K.; Chopra, Dinesh, Method for forming a planarizing pad for planarization of microelectronic substrates.
  78. Kramer,Stephen J.; Joslyn,Michael J., Method for forming and using planarizing pads for mechanical and chemical-mechanical planarization of microelectronic substrates.
  79. Doan Trung T., Method for improving CMP processing.
  80. Hachiya Takayo,JPX ; Yabuki Moto,JPX ; Kamijou Hiroyuki,JPX, Method for manufacturing a semiconductor device.
  81. Ward,Trent T., Method for reducing removal forces for CMP pads.
  82. Custer Daniel G. ; Moore Scott E., Method for supplying flush fluid.
  83. Meikle Scott G., Method of chemical mechanical polishing for dielectric layers.
  84. Poris, Jaime; Rampoldi, Claudio L., Method of determining material using intensity of light.
  85. Hayashi Yoshihiro (Tokyo JPX), Method of flattening the surface of a semiconductor device by polishing.
  86. Kim, Dong Hyun; Choi, Bong Ho; Cho, Yong Tae, Method of forming contact holes in semiconductor devices and method of forming capacitors using the same.
  87. Derderian Garo J., Method of forming tungsten nitride comprising layers using NF.sub.3 as a nitrogen source gas.
  88. Poris, Jaime, Method of generating calibration data for relative height measurement.
  89. Torek Kevin J., Method of making an oxide structure having a finely calibrated thickness.
  90. Poris, Jaime, Method of measuring dishing.
  91. Poris, Jaime, Method of measuring dishing using relative height measurement.
  92. Poris, Jaime, Method of measuring dishing using relative height measurements.
  93. Lin Xi-Wei, Method of minimizing dishing during chemical mechanical polishing of semiconductor metals for making a semiconductor device.
  94. Shih Tsu,TWX ; Chang Jui-Yu,TWX ; Jang Syun-Ming,TWX ; Yu Chen-Hua,TWX, Method to protect alignment mark in CMP process.
  95. Shih Tsu,TWX ; Twu Jih-Churng,TWX, Method to remove residue in wolfram CMP.
  96. Marshall, Brian, Methods and apparatuses for analyzing and controlling performance parameters in mechanical and chemical-mechanical planarization of microelectronic substrates.
  97. Marshall, Brian, Methods and apparatuses for analyzing and controlling performance parameters in mechanical and chemical-mechanical planarization of microelectronic substrates.
  98. Blalock, Guy T., Methods and apparatuses for making and using planarizing pads for mechanical and chemical mechanical planarization of microelectronic substrates.
  99. Blalock, Guy T., Methods and apparatuses for making and using planarizing pads for mechanical and chemical-mechanical planarization of microelectronic substrates.
  100. Blalock, Guy T., Methods and apparatuses for making and using planarizing pads for mechanical and chemical-mechanical planarization of microelectronic substrates.
  101. Blalock,Guy T., Methods and apparatuses for making and using planarizing pads for mechanical and chemical-mechanical planarization of microelectronic substrates.
  102. Elledge, Jason B., Methods and systems for planarizing workpieces, e.g., microelectronic workpieces.
  103. Elledge,Jason B., Methods and systems for planarizing workpieces, e.g., microelectronic workpieces.
  104. Elledge,Jason B., Methods and systems for planarizing workpieces, e.g., microelectronic workpieces.
  105. Marshall,Brian, Methods for analyzing and controlling performance parameters in mechanical and chemical-mechanical planarization of microelectronic substrates.
  106. Marsh, Eugene P., Methods for planarization of non-planar surfaces in device fabrication.
  107. Beilin Solomon I. ; Lee Michael G. ; Chou William T. ; Moresco Larry Louis ; Wang Wen-chou Vincent, Methods of planarizing structures on wafers and substrates by polishing.
  108. Beilin, Solomon I.; Lee, Michael G.; Chou, William T.; Moresco, Larry Louis; Wang, Wen-chou Vincent, Methods of planarizing structures on wafers and substrates by polishing.
  109. Kevin J. Torek, Oxide structure having a finely calibrated thickness.
  110. Brewer Richard ; Grebinski Thomas J. ; Currie James E. ; Jones Michael ; Mullee William ; Nguyen Ann, Planarization compositions and methods for removing interlayer dielectric films.
  111. Eugene P. Marsh, Planarization of non-planar surfaces in device fabrication.
  112. Marsh Eugene P., Planarization of non-planar surfaces in device fabrication.
  113. Yu Chen-Hua,TWX ; Jang Syun-Ming Jang,TWX, Planarization of shallow- trench- isolation without chemical mechanical polishing.
  114. Lee Chen-tsai,TWX, Planarization process by applying a polish-differentiating technique utilizing an ultraviolet-light sensitive organic oxide layer.
  115. Doan Trung T. ; Blalock Guy T. ; Durcan Mark ; Meikle Scott G., Planarization process for semiconductor substrates.
  116. Doan, Trung T.; Blalock, Guy T.; Durcan, Mark; Meikle, Scott G., Planarization process for semiconductor substrates.
  117. Moore, Scott E., Planarizing machines and control systems for mechanical and/or chemical-mechanical planarization of microelectronic substrates.
  118. Agarwal, Vishnu K.; Chopra, Dinesh, Planarizing pads for planarization of microelectronic substrates.
  119. Dapeng Wang, Planarizing pads, planarizing machines and methods for making and using planarizing pads in mechanical and chemical-mechanical planarization of microelectronic device substrate assemblies.
  120. Yaw S. Obeng, Polishing pad having a water-repellant film theron and a method of manufacture therefor.
  121. Agarwal, Vishnu K.; Meikle, Scott G., Polishing pads and planarizing machines for mechanical or chemical-mechanical planarization of microelectronic-device substrate assemblies, and methods for making and using such pads and machines.
  122. Busch, Brett; Damarla, Gowri; Jindal, Anurag; Ho, Chia-Yen; Tran, Thy, Process of planarizing a wafer with a large step height and/or surface area features.
  123. Jeffrey P. Gambino ; William F. Landers, Process of removing CMP scratches by BPSG reflow and integrated circuit chip formed thereby.
  124. Poris, Jaime; Rampoldi, Claudio L., Profiling method.
  125. Schaeffer, Ralph; Crump, Brett, Selectively configurable microelectronic probes.
  126. Schaeffer, Ralph; Crump, Brett, Selectively configurable probe structures, e.g., for testing microelectronic components.
  127. Schaeffer, Ralph; Crump, Brett, Selectively configurable probe structures, e.g., for testing microelectronic components.
  128. Schaeffer,Ralph; Crump,Brett, Selectively configurable probe structures, e.g., for testing microelectronic components.
  129. Schaeffer,Ralph; Crump,Brett, Selectively configurable probe structures, e.g., selectively configurable probe cards for testing microelectronic components.
  130. Lee Michael G. ; Beilin Solomon I., Self-aligned patterns by chemical-mechanical polishing particularly suited to the formation of MCM capacitors.
  131. Watanabe, Hiroyuki; Mizuhara, Hideki; Tanimoto, Shinichi; Nishida, Atsuhiro; Yamaoka, Yoshikazu; Inoue, Yasunori, Semiconductor device and fabrication method thereof.
  132. Matsubara, Naoteru; Mizuhara, Hideki; Goto, Takashi, Semiconductor device comprising an interconnect structure with a modified low dielectric insulation layer.
  133. Mizuhara, Hideki; Watanabe, Hiroyuki; Matsubara, Naoteru, Semiconductor device including insulation film and fabrication method thereof.
  134. Koji Torii JP, Semiconductor device production method.
  135. Molnar, Charles J, Semiconductor wafer finishing control.
  136. Li, Guoguang; Chhibber, Rajeshwar C., Surface profiling using a differential interferometer.
  137. Custer Daniel G. ; Moore Scott E., System and apparatus for distributing flush fluid to processing equipment.
  138. Elledge,Jason B., Systems and methods for mechanical and/or chemical-mechanical polishing of microfeature workpieces.
  139. Elledge,Jason B., Systems and methods for mechanical and/or chemical-mechanical polishing of microfeature workpieces.
  140. Bastian, Joseph A.; Reukauf, Jeremey T., Systems and methods for removing microfeature workpiece surface defects.
  141. Bastian,Joseph A.; Reukauf,Jeremey T., Systems and methods for removing microfeature workpiece surface defects.
  142. Sahota, Kashmir S.; Schonauer, Diana M.; Avanzino, Steven C., Ta barrier slurry containing an organic additive.
  143. Iyer, Ravi, Techniques for improving adhesion of silicon dioxide to titanium.
  144. Ravi Iyer, Techniques for improving adhesion of silicon dioxide to titanium.
  145. Rost, Timothy A.; Hollingsworth, Deems Randy, Versatile system for limiting mobile charge ingress in SOI semiconductor structures.
  146. Rost,Timothy A.; Hollingsworth,Deems Randy, Versatile system for limiting mobile charge ingress in SOI semiconductor structures.
  147. Molnar,Charles J., situ finishing aid control.

활용도 분석정보

상세보기
다운로드
내보내기

활용도 Top5 특허

해당 특허가 속한 카테고리에서 활용도가 높은 상위 5개 콘텐츠를 보여줍니다.
더보기 버튼을 클릭하시면 더 많은 관련자료를 살펴볼 수 있습니다.

섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로