$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Method of dopant enhancement in an epitaxial silicon layer by using germanium 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-021/20
  • H01L-021/265
출원번호 US-0531218 (1990-05-31)
발명자 / 주소
  • Meyerson Bernard S. (Yorktown Heights NY)
출원인 / 주소
  • International Business Machines Corporation (Armonk NY 02)
인용정보 피인용 횟수 : 87  인용 특허 : 0

초록

An in-situ doped n-type silicon layer is provided by a low temperature, low pressure chemical vapor deposition process employing a germanium-containing gas in combination with the n-type dopant containing gas to thereby enhance the in-situ incorporation of the n-type dopant into the silicon layer as

대표청구항

A method for depositing an in-situ doped n-type silicon layer onto a substrate which comprises providing the substrate in a chemical vapor deposition reaction zone wherein the temperature in said reaction zone is about 800°C. or less and the base pressure in said zone is an ultrahigh vacuum; and int

이 특허를 인용한 특허 (87)

  1. Cardone, Frank; Chu, Jack Oon; Ismail, Khalid EzzEldin, Abrupt delta-like doping in Si and SiGe films by UHV-CVD.
  2. Boles Timothy Edward, Ballasting of high power silicon-germanium heterojunction biploar transistors.
  3. Enicks, Darwin Gene; Carver, Damian, Bandgap and recombination engineered emitter layers for SiGe HBT performance optimization.
  4. Enicks,Darwin Gene; Carver,Damian, Bandgap engineered mono-crystalline silicon cap layers for SiGe HBT performance enhancement.
  5. Fitzgerald, Eugene A., Buried channel strained silicon FET using a supply layer created through ion implantation.
  6. Fitzgerald, Eugene A., Buried channel strained silicon FET using a supply layer created through ion implantation.
  7. Fitzgerald, Eugene A., Buried channel strained silicon FET using a supply layer created through ion implantation.
  8. Currie,Matthew T., Control of strain in device layers by prevention of relaxation.
  9. Currie,Matthew T., Control of strain in device layers by selective relaxation.
  10. Fitzgerald, Eugene A., Controlling threading dislocation densities in Ge on Si using graded GeSi layers and planarization.
  11. Fitzgerald,Eugene A., Controlling threading dislocation densities in Ge on Si using graded GeSi layers and planarization.
  12. Fitzgerald,Eugene A., Controlling threading dislocation densities in Ge on Si using graded GeSi layers and planarization.
  13. Lochtefeld, Anthony J.; Langdo, Thomas A.; Westhoff, Richard, Elevated source and drain elements for strained-channel heterojuntion field-effect transistors.
  14. Ye, Zhiyuan; Li, Xuebin; Chopra, Saurabh; Kim, Yihwan, Epitaxy of high tensile silicon alloy for tensile strain applications.
  15. Ye, Zhiyuan; Li, Xuebin; Chopra, Saurabh; Kim, Yihwan, Epitaxy of high tensile silicon alloy for tensile strain applications.
  16. Wu,Kenneth C.; Fitzgerald,Eugene A.; Taraschi,Gianni; Borenstein,Jeffrey T., Etch stop layer system.
  17. Asenov, Asen, Fluctuation resistant FDSOI transistor with implanted subchannel.
  18. Asenov, Asen, Fluctuation resistant low access resistance fully depleted SOI transistor with improved channel thickness control and reduced access resistance.
  19. Asenov, Asen, Gate recessed FDSOI transistor with sandwich of active and etch control layers.
  20. Zhong, Fan; Bornstein, Jonathan G., GePSG core for a planar lightwave circuit.
  21. Fitzgerald, Eugene A., Heterointegration of materials using deposition and bonding.
  22. Adam, Thomas N.; Harame, David L.; Liu, Qizhi; Reznicek, Alexander, Heterojunction bipolar transistor with epitaxial emitter stack to improve vertical scaling.
  23. Currie, Matthew T., Hybrid fin field-effect transistor structures and related methods.
  24. Fitzgerald, Eugene A., Low threading dislocation density relaxed mismatched epilayers without high temperature growth.
  25. Asenov, Asen; Roy, Gareth, Manufacture of a variation resistant metal-oxide-semiconductor field effect transistor (MOSFET).
  26. Meyerson Bernard Steele, Method and apparatus for low temperature, low pressure chemical vapor deposition of epitaxial silicon layers.
  27. Enicks,Darwin Gene, Method and system for controlled oxygen incorporation in compound semiconductor films for device performance enhancement.
  28. Silver,Eric H.; Madden,Norman W.; Robinson,McDonald; Lawrence,Lamonte H., Method for making an epitaxial germanium temperature sensor.
  29. Shenai Khatkhate,Deodatta Vinayak; Power,Michael Brendan, Method of depositing a metal-containing film.
  30. Woelk,Egbert; Shenai Khatkhate,Deodatta Vinayak, Method of depositing germanium-containing films.
  31. Fitzgerald, Eugene A.; Gerrish, Nicole, Method of fabricating CMOS inverter and integrated circuits utilizing strained silicon surface channel MOSFETs.
  32. Fitzgerald, Eugene A.; Gerrish, Nicole, Method of fabricating CMOS inverter and integrated circuits utilizing strained surface channel MOSFETS.
  33. Cheng,Zhiyuan; Fitzgerald,Eugene A.; Antoniadis,Dimitri A., Method of fabricating a semiconductor structure that includes transferring one or more material layers to a substrate and smoothing an exposed surface of at least one of the material layers.
  34. Boles Timothy Edward, Method of fabricating polysilicon based resistors in Si-Ge heterojunction devices.
  35. Fu,Li; Panayil,Sheeba J.; Wang,Shulin; Quentin,Christopher G.; Luo,Lee; Chen,Aihua; Tao,Xianzhi, Method of forming a controlled and uniform lightly phosphorous doped silicon film.
  36. Fu,Li; Panayil,Sheeba J.; Wang,Shulin; Quentin,Christopher G.; Luo,Lee; Chen,Aihua; Tao,Xianzhi, Method of forming a controlled and uniform lightly phosphorous doped silicon film.
  37. Huisman Frederikus R. J.,NLX ; De Boer Wiebe B.,NLX ; Bulik Oscar J. A.,NLX ; Dekker Ronald,NLX, Method of manufacturing a semiconductor device with a pn junction provided through epitaxy.
  38. Asenov, Asen; Roy, Gareth, Method of manufacturing variation resistant metal-oxide-semiconductor field effect transistor (MOSFET).
  39. Dube, Abhishek; Li, Xuebin; Huang, Yi-Chiau; Chung, Hua; Chu, Schubert S., Method to enhance growth rate for selective epitaxial growth.
  40. Dube, Abhishek; Li, Xuebin; Huang, Yi-Chiau; Chung, Hua; Chu, Schubert S., Method to enhance growth rate for selective epitaxial growth.
  41. Tomasini,Pierre; Cody,Nyles; Arena,Chantal, Method to planarize and reduce defect density of silicon germanium.
  42. Fitzgerald,Eugene; Currie,Matthew, Methods for fabricating strained layers on semiconductor substrates.
  43. Fitzgerald,Eugene; Currie,Matthew, Methods for fabricating strained layers on semiconductor substrates.
  44. Langdo, Thomas A.; Currie, Matthew T.; Hammond, Richard; Lochtefeld, Anthony J.; Fitzgerald, Eugene A., Methods for forming III-V semiconductor device structures.
  45. Langdo, Thomas A.; Currie, Matthew T.; Hammond, Richard; Lochtefeld, Anthony J.; Fitzgerald, Eugene A., Methods for forming strained-semiconductor-on-insulator device structures by mechanically inducing strain.
  46. Langdo,Thomas A.; Currie,Matthew T.; Hammond,Richard; Lochtefeld,Anthony J.; Fitzgerald,Eugene A., Methods for forming strained-semiconductor-on-insulator device structures by use of cleave planes.
  47. Fitzgerald, Eugene A., Methods of fabricating contact regions for FET incorporating SiGe.
  48. Vineis,Christopher; Yang,Vicky; Currie,Matthew; Westhoff,Richard; Leitz,Christopher, Methods of fabricating semiconductor heterostructures.
  49. Langdo,Thomas A.; Lochtefeld,Anthony J., Methods of fabricating semiconductor structures having epitaxially grown source and drain elements.
  50. Langdo,Thomas A.; Lochtefeld,Anthony J., Methods of fabricating semiconductor structures having epitaxially grown source and drain elements.
  51. Currie,Matthew T., Methods of forming hybrid fin field-effect transistor structures.
  52. Currie,Matthew T.; Hammond,Richard, Methods of forming reacted conductive gate electrodes.
  53. Langdo, Thomas A.; Currie, Matthew T.; Hammond, Richard; Lochtefeld, Anthony J.; Fitzgerald, Eugene A., Methods of forming strained-semiconductor-on-insulator device structures.
  54. Lochtefeld,Anthony J.; Langdo,Thomas A.; Hammond,Richard; Currie,Matthew T.; Braithwaite,Glyn; Fitzgerald,Eugene A., Methods of forming strained-semiconductor-on-insulator finFET device structures.
  55. Shenai-Khatkhate, Deodatta Vinayak; Power, Michael Brendan, Organometallic compounds.
  56. Adam, Thomas N.; Harame, David L.; Liu, Qizhi; Reznicek, Alexander, Power sige heterojunction bipolar transistor (HBT) with improved drive current by strain compensation.
  57. Shenai Khatkhate,Deodatta Vinayak, Preparation of group IVA and group VIA compounds.
  58. Cheng, Zhi-Yuan; Fitzgerald, Eugene A.; Antoniadis, Dimitri A.; Hoyt, Judy L., Process for producing semiconductor article using graded epitaxial growth.
  59. Cheng, Zhi-Yuan; Fitzgerald, Eugene A.; Antoniadis, Dimitri A.; Hoyt, Judy L., Process for producing semiconductor article using graded epitaxial growth.
  60. Braithwaite, Glyn; Hammond, Richard; Currie, Matthew, RF circuits including transistors having strained material layers.
  61. Braithwaite, Glyn; Hammond, Richard; Currie, Matthew, RF circuits including transistors having strained material layers.
  62. Currie, Matthew T.; Hammond, Richard, Reacted conductive gate electrodes.
  63. Vineis, Christopher J.; Westhoff, Richard; Bulsara, Mayank, Reduction of dislocation pile-up formation during relaxed lattice-mismatched epitaxy.
  64. Fitzgerald,Eugene A., Relaxed SiGe platform for high speed CMOS electronics and high speed analog circuits.
  65. Fitzgerald,Eugene A., Relaxed SiGe platform for high speed CMOS electronics and high speed analog circuits.
  66. Fitzergald, Eugene A., Relaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuits.
  67. Fitzergald, Eugene A., Relaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuits.
  68. Fitzergald, Eugene A., Relaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuits.
  69. Cheng, Zhiyuan; Fitzgerald, Eugene A.; Antoniadis, Dimitri A., Semiconductor device structure.
  70. Vineis,Christopher; Yang,Vicky; Currie,Matthew; Westhoff,Richard; Leitz,Christopher, Semiconductor heterostructures and related methods.
  71. Westhoff,Richard; Yang,Vicky; Currie,Matthew; Vineis,Christopher; Leitz,Christopher, Semiconductor heterostructures having reduced dislocation pile-ups.
  72. Westhoff, Richard; Yang, Vicky K.; Currie, Matthew T.; Vineis, Christopher; Leitz, Christopher, Semiconductor heterostructures having reduced dislocation pile-ups and related methods.
  73. Cardone,Frank; Chu,Jack Oon; Ismail,Khalid EzzEldin, Semiconductor structure having an abrupt doping profile.
  74. Currie, Matthew T.; Lochtefeld, Anthony J.; Hammond, Richard; Fitzgerald, Eugene A., Semiconductor structures employing strained material layers with defined impurity gradients and methods for fabricating same.
  75. Currie, Matthew T.; Lochtefeld, Anthony J.; Hammond, Richard; Fitzgerald, Eugene A., Semiconductor structures employing strained material layers with defined impurity gradients and methods for fabricating same.
  76. Currie, Matthew; Lochtefeld, Anthony; Hammond, Richard; Fitzgerald, Eugene, Semiconductor structures employing strained material layers with defined impurity gradients and methods for fabricating same.
  77. Westhoff,Richard; Vineis,Christopher J.; Currie,Matthew T.; Yang,Vicky T.; Leitz,Christopher W., Semiconductor structures with structural homogeneity.
  78. Cheng, Zhi-Yuan; Fitzgerald, Eugene A.; Antoniadis, Dimitri A.; Hoyt, Judy L., Semiconductor substrate structure.
  79. Currie,Matthew T.; Lochtefeld,Anthony J., Shallow trench isolation process.
  80. Arena,Chantal J.; Tomasini,Pierre; Cody,Nyles W., SiGe rectification process.
  81. Langdo,Thomas A.; Currie,Matthew T.; Hammond,Richard; Lochtefeld,Anthony J.; Fitzgerald,Eugene A., Strained germanium-on-insulator device structures.
  82. Langdo,Thomas A.; Currie,Matthew T.; Hammond,Richard; Lochtefeld,Anthony J.; Fitzgerald,Eugene A., Strained-semiconductor-on-insulator device structures.
  83. Langdo,Thomas A.; Currie,Matthew T.; Hammond,Richard; Lochtefeld,Anthony J.; Fitzgerald,Eugene A., Strained-semiconductor-on-insulator device structures.
  84. Langdo,Thomas A.; Currie,Matthew T.; Hammond,Richard; Lochtefeld,Anthony J.; Fitzgerald,Eugene A., Strained-semiconductor-on-insulator device structures with elevated source/drain regions.
  85. Langdo,Thomas A.; Currie,Matthew T.; Braithwaite,Glyn; Hammond,Richard; Lochtefeld,Anthony J.; Fitzgerald,Eugene A., Strained-semiconductor-on-insulator finFET device structures.
  86. Kapoor, Ashok K.; Asenov, Asen, Variation resistant MOSFETs with superior epitaxial properties.
  87. Asenov, Asen; Roy, Gareth, Variation resistant metal-oxide-semiconductor field effect transistor (MOSFET).
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로