$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Compiler allocating a register to a data item used between a use and store of another data item previously allocated to 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-012/02
  • G06F-009/45
출원번호 US-0754549 (1991-09-04)
발명자 / 주소
  • Burmeister Curt K. (Somerville MA) Harris Kevin W. (Nashua NH) Noyce William B. (Hollis NH) Hobbs Steven O. (Westford MA)
출원인 / 주소
  • Digital Equipment Corporation (Maynard MA 02)
인용정보 피인용 횟수 : 82  인용 특허 : 0

초록

A compiler includes a register allocation method making use of the concept of assigning temporary items to lifetime holes if such holes exist that are suitable. The compiler includes a front end for converting the input code to an intermediate representation, then this input representation is traver

대표청구항

Apparatus for allocating registers in a compiler, comprising: a) means for identifying and recording temporary items in a unit of code, each of said temporary items requiring storage; b) means for identifying and recording a lifetime of each one of said temporary items, said lifetime of said each of

이 특허를 인용한 특허 (82)

  1. Ramchandran, Amit, Adaptable datapath for a digital processing system.
  2. Ramchandran, Amit, Adaptable datapath for a digital processing system.
  3. Ramchandran, Amit, Adaptable datapath for a digital processing system.
  4. Ramchandran, Amit, Adaptable datapath for a digital processing system.
  5. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J., Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
  6. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J., Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
  7. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
  8. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive integrated circuitry with heterogenous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
  9. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive processor for performing an operation with simple and complex units each comprising configurably interconnected heterogeneous elements.
  10. Master, Paul L.; Uvacek, Bohumir, Apparatus and method for adaptive multimedia reception and transmission in communication environments.
  11. Porterfield, A. Kent, Apparatus for extending the available number of configuration registers.
  12. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
  13. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
  14. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
  15. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, system and method for configuration of adaptive integrated circuitry having fixed, application specific computational elements.
  16. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, system and method for configuration of adaptive integrated circuitry having heterogeneous computational elements.
  17. Heidari, Ghobad; Chang, Kuor Hsin; Master, Paul L.; Hogenauer, Eugene B.; Scheuermann, Walter James, Communications module, device, and method for implementing a system acquisition function.
  18. Hampapuram Hari ; Lee Yen C. ; Ang Michael ; Jacobs Eino, Compiler generating swizzled instructions usable in a simplified cache layout.
  19. Matsuyama Manabu,JPX ; Igarashi Yutaka,JPX ; Hotta KohIchiro,JPX ; Hayashi Masakazu,JPX, Compiling system using intermediate codes to store a plurality of values.
  20. Komori Naoki,JPX ; Morita Akio,JPX ; Suzuki Katsuaki,JPX, Computer network management information system.
  21. Master, Paul L.; Watson, John, Configurable hardware based digital imaging apparatus.
  22. Bienkowski, Joseph R.; Booker, John E., Continuous evaluation of program code and saving state information associated with program code.
  23. Scheuermann, W. James; Hogenauer, Eugene B., Control node for multi-core system.
  24. Aizikowitz Nava E.,ILX ; Bar-Haim Roy N.,ILX ; Edelstein Orit,ILX ; Prosser Edward Curtis ; Roediger Robert Ralph, Cooperation of global and local register allocators for better handling of procedures.
  25. Smiljanic, John; Vinayaka, Shailesh; Driscoll, James, Debugging analysis in running multi-user systems.
  26. Smiljanic, John; Vinayaka, Shailesh; Driscoll, James, Debugging analysis in running multi-user systems.
  27. Bienkowski, Joseph R.; Wey, Claudia G.; Erickson, Michelle D.; Hinkle, Benjamin V.; MacDonald, Jared D.; Booker, John E., Determining when to evaluate program code and provide results in a live evaluation programming environment.
  28. Bienkowski, Joseph R.; Wey, Claudia G.; Erickson, Michelle D.; Hinkle, Benjamin V.; MacDonald, Jared D.; Booker, John E., Determining when to evaluate program code and provide results in a live evaluation programming environment.
  29. Furtek, Frederick Curtis; Master, Paul L., External memory controller.
  30. Furtek, Frederick Curtis; Master, Paul L., External memory controller node.
  31. Furtek, Fredrick Curtis; Master, Paul L., External memory controller node.
  32. Furtek, Fredrick Curtis; Master, Paul L., External memory controller node.
  33. Scheuermann,Walter James, Hardware implementation of the secure hash standard.
  34. Scheuermann, W. James; Hogenauer, Eugene B., Hardware task manager.
  35. Scheuermann, W. James; Hogenauer, Eugene B., Hardware task manager.
  36. Scheuermann, W. James; Hogenauer, Eugene B., Hardware task manager.
  37. Scheuermann, W. James; Hogenauer, Eugene B., Hardware task manager.
  38. Ireton Mark A., Instruction translation unit configured to translate from a first instruction set to a second instruction set.
  39. Mishra,Debi Prasad; Joshi,Devidas; Rajaram,Sadagopan; M. N.,Kishore; Alex,Thomas; Rao,P. Vasantha; C. H.,Gopinath, Intellisense in project upgrade.
  40. Barik, Rajkishore; Venkata, Krishna Nandivada, Intermediate form for bitwidth sensitive applications and uses thereof.
  41. Mishra,Debi; Baid,Sushil; Chandrasekhar,Ramesha; Jain,Nikhil, Lazy loading with code conversion.
  42. Sambhwani, Sharad; Heidari, Ghobad, Low I/O bandwidth method and system for implementing detection and identification of scrambling codes.
  43. Sambhwani, Sharad; Heidari, Ghobad, Low I/O bandwidth method and system for implementing detection and identification of scrambling codes.
  44. Sambhwani,Sharad; Heidari,Ghobad, Low I/O bandwidth method and system for implementing detection and identification of scrambling codes.
  45. Master, Paul L., Method and system for achieving individualized protected space in an operating system.
  46. Chessin Stephen Alan ; Evans Rodrick Ison ; Walker Michael S., Method and system for compiling and linking source files.
  47. Master, Paul L., Method and system for creating and programming an adaptive computing engine.
  48. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
  49. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
  50. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
  51. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
  52. Scheuermann, W. James, Method and system for reconfigurable channel coding.
  53. Scheuermann, W. James, Method and system for reconfigurable channel coding.
  54. Scheuermann, W. James, Method and system for reconfigurable channel coding.
  55. Scheuermann, W. James, Method and system for reconfigurable channel coding.
  56. Porterfield A. Kent, Method for extending the available number of configuration registers.
  57. Master,Paul L.; Hogenauer,Eugene; Wu,Bicheng William; Chuang,Dan MingLun; Freeman Benson,Bjorn, Method, system and program for developing and scheduling adaptive integrated circuity and corresponding control or configuration information.
  58. Chessin Stephen Alan ; Evans Rodrick Ison ; Walker Michael S., Methods, computer program products, and apparatus for initializing global registers.
  59. Baldischweiler, Michael; Ness, Werner, Optimisation of a compiler generated program code.
  60. Love, Oriana Jeannette; Lowe, Mary Kate; Wu, Hao, Positioning labels on graphical visualizations of graphs.
  61. Master, Paul L., Profiling of software and circuit designs utilizing data operation analyses.
  62. Bienkowski, Joseph R.; Wey, Claudia G.; Erickson, Michelle D.; Hinkle, Benjamin V.; MacDonald, Jared D.; Booker, John E.; Mahajan, Amit; Girme, Rohit J., Program code interface for providing program code and corresponding results of evaluating the program code.
  63. Bienkowski, Joseph R.; Wey, Claudia G.; Erickson, Michelle D.; Hinkle, Benjamin V.; MacDonald, Jared D.; Booker, John E.; Mahajan, Amit; Girme, Rohit J., Program code interface for providing program code and corresponding results of evaluating the program code.
  64. Bienkowski, Joseph R.; Wey, Claudia G.; Erickson, Michelle D.; Hinkle, Benjamin V.; MacDonald, Jared D.; Booker, John E., Programming environment for executing program code despite errors and for providing error indicators.
  65. Bienkowski, Joseph R.; Wey, Claudia G.; Erickson, Michelle D.; Hinkle, Benjamin V.; MacDonald, Jared D.; Booker, John E.; Hicklin, Joseph F., Providing intermediate results of evaluating program code that includes a compound statement.
  66. Bienkowski, Joseph R.; Wey, Claudia G.; Erickson, Michelle D.; Hinkle, Benjamin V.; MacDonald, Jared D.; Booker, John E.; Hicklin, Joseph F., Providing intermediate results of evaluating program code that includes a compound statement.
  67. Aizikowitz Nava Arela,ILX ; Bar-Haim Roy,ILX ; Prosser Edward Curtis ; Roediger Robert Ralph ; Schmidt William Jon, Register allocation method and apparatus for truncating runaway lifetimes of program variables in a computer system.
  68. Hirotani Yoshiaki,JPX, Register optimizing compiler using commutative operations.
  69. Duggan Gerald P. ; Staudacher David J., Remote compiling of source code for cross development.
  70. Master,Paul L.; Watson,John, Storage and delivery of device features.
  71. Smiljanic, John; Vinayaka, Shailesh; Driscoll, James, System and method for debugging domain specific languages.
  72. Andrei Zary Broder ; Michael Burrows ; Monika Hildegard Henzinger, System and method for dynamically identifying free registers.
  73. Master, Paul L.; Watson, John, System for adapting device standards after manufacture.
  74. Iwanishi Nobufusa,JPX ; Kaneko Katsuyuki,JPX, System for allocating the memory area of second data which value need not be preserved to another data of some of the processes.
  75. Master, Paul L.; Watson, John, System for authorizing functionality in adaptable hardware devices.
  76. Mizuse Harumi,JPX, System for deleting redundant instructions from high level language source code containing in-line assembly instructions.
  77. Porterfield A. Kent, System for extending the available number of configuration registers.
  78. Koseki, Akira; Takeuchi, Mikio; Komatsu, Hideaki, Systems and methods for efficiently using stack registers and storage medium therefor.
  79. Jian, Ningsheng; Zhang, Yuheng; Gao, Liping; Huang, Haitao; Qi, Xinyu, Systems and methods for register allocation.
  80. Smiljanic, John, Targeted cloud-based debugging.
  81. Katragadda, Ramana; Spoltore, Paul; Howard, Ric, Task definition for specifying resource requirements.
  82. Bienkowski, Joseph R.; Lurie, Roy E., Undoing/redoing program code execution.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로