$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Embedded ground plane and shielding structures using sidewall insulators in high frequency circuits having vias 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H05K-009/00
출원번호 US-0093266 (1993-07-15)
발명자 / 주소
  • Gardner Donald S. (Mountain View CA)
출원인 / 주소
  • Intel Corporation (Santa Clara CA 02)
인용정보 피인용 횟수 : 66  인용 특허 : 0

초록

A process for fabricating embedded ground plane and shielding structures using sidewall insulators in high frequency circuits having vias or contacts. A conductive ground plane disposed between two dielectric layers has vias formed by removing insulating dielectric and conductive ground plane materi

대표청구항

A multi-layer structure comprising: a substrate having a top surface having first and second portions; a first dielectric layer, an electrically conducting layer, and a second dielectric layer, formed in parallel on said first portion of said substrate leaving an aperture having substantially vertic

이 특허를 인용한 특허 (66)

  1. Ootsuka, Fumio, 3D stacked multilayer semiconductor memory using doped select transistor channel.
  2. Oosterlaken, Theodorus; de Ridder, Chris; Jdira, Lucian, Apparatus and method for manufacturing a semiconductor device.
  3. Brian Doyle ; Quat T. Vu ; Leopold Yau, Capping layer in interconnect system and method for bonding the capping layer onto the interconnect system.
  4. Doyle Brian ; Yu Quat T. ; Yau Leopoldo D., Capping layer in interconnect system and method for bonding the capping layer onto the interconnect system.
  5. den Hartog Besselink, Edwin; Garssen, Adriaan; Dirkmaat, Marco, Cassette holder assembly for a substrate cassette and holding member for use in such assembly.
  6. Tuttle,Mark E., Communication devices, remote intelligent communication devices, electronic communication devices, methods of forming remote intelligent communication devices and methods of forming a radio frequency.
  7. Pluymers Brian Alan ; Teti Richard Joseph, Compliant RF coaxial interconnect.
  8. Zaitsu, Masaru; Fukazawa, Atsuki; Fukuda, Hideaki, Continuous process incorporating atomic layer etching.
  9. Gardner Donald S., Decoupling capacitor in an integrated circuit.
  10. Raisanen, Petri; Shero, Eric; Haukka, Suvi; Milligan, Robert Brennan; Givens, Michael Eugene, Deposition of metal borides.
  11. Zhu, Chiyu; Shrestha, Kiran; Haukka, Suvi, Deposition of metal borides.
  12. Tuttle, Mark E., Electronic communication devices, methods of forming electrical communication devices, and communications methods.
  13. Brian Alan Pluymers ; Doreen Marie Nixon, Fabrication of a circuit module with a coaxial transmission line.
  14. Pluymers Brian Alan ; Nixon Doreen Marie, Fabrication of a circuit module with a coaxial transmission line.
  15. Milligan, Robert Brennan, Formation of boron-doped titanium metal films with high work function.
  16. Hawkins, Mark; Halleck, Bradley Leonard; Kirschenheiter, Tom; Hossa, Benjamin; Pottebaum, Clay; Miskys, Claudio, Gas distribution system, reactor including the system, and methods of using the same.
  17. Rolfson J. Brett, Integrated circuit and method for forming and integrated circuit.
  18. Rolfson J. Brett, Integrated circuit, and method for forming an integrated circuit.
  19. Rolfson J. Brett, Interlocking conductive plug for use with an integrated circuit.
  20. Pore, Viljami, Method and apparatus for filling a gap.
  21. Pore, Viljami; Knaepen, Werner; Jongbloed, Bert; Pierreux, Dieter; Van Aerde, Steven R. A.; Haukka, Suvi; Fukuzawa, Atsuki; Fukuda, Hideaki, Method and apparatus for filling a gap.
  22. Pore, Viljami; Knaepen, Werner; Jongbloed, Bert; Pierreux, Dieter; Van Der Star, Gido; Suzuki, Toshiya, Method and apparatus for filling a gap.
  23. Tolle, John; Hill, Eric; Winkler, Jereld Lee, Method and system for in situ formation of gas-phase compounds.
  24. Jung, Sung-Hoon; Raisanen, Petri; Liu, Eric Jen Cheng; Schmotzer, Mike, Method and system to reduce outgassing in a reaction chamber.
  25. Winkler, Jereld Lee, Method and systems for in-situ formation of intermediate reactive species.
  26. Kang, DongSeok, Method for depositing thin film.
  27. Winkler, Jereld Lee, Method for forming conformal carbon films, structures conformal carbon film, and system of forming same.
  28. Ishikawa, Dai; Fukazawa, Atsuki, Method for forming silicon nitride film selectively on sidewalls or flat surfaces of trenches.
  29. Kato, Richika; Nakano, Ryu, Method for protecting layer by forming hydrocarbon-based extremely thin film.
  30. Zaitsu, Masaru; Kobayashi, Nobuyoshi; Kobayashi, Akiko; Hori, Masaru; Kondo, Hiroki; Tsutsumi, Takayoshi, Method of cyclic dry etching using etchant film.
  31. Zahorik, Russell C., Method of fabricating a conductive path in a semiconductor device.
  32. Zahorik,Russell C., Method of fabricating a conductive path in a semiconductor device.
  33. Zahorik, Russell C., Method of fabricating a small electrode for chalcogenide memory cells.
  34. Zahorik, Russell C., Method of fabricating phase change memory cell.
  35. Lee Se-hyeong,KRX ; Shin Ji-chul,KRX, Method of forming a contact hole in a semiconductor device.
  36. Gardner Donald S., Method of forming a decoupling capacitor.
  37. Knaepen, Werner; Maes, Jan Willem; Jongbloed, Bert; Kachel, Krzysztof Kamil; Pierreux, Dieter; De Roest, David Kurt, Method of forming a structure on a substrate.
  38. Lee, Choong Man; Yoo, Yong Min; Kim, Young Jae; Chun, Seung Ju; Kim, Sun Ja, Method of forming metal interconnection and method of fabricating semiconductor apparatus using the method.
  39. Nien-Yu Tsai TW; Hong-Long Chang TW; Chun-Wei Chen TW; Ming-Li Kung TW, Method of forming tungsten interconnect and vias without tungsten loss during wet stripping of photoresist polymer.
  40. Chun, Seung Ju; Yoo, Yong Min; Choi, Jong Wan; Kim, Young Jae; Kim, Sun Ja; Lim, Wan Gyu; Min, Yoon Ki; Lee, Hae Jin; Yoo, Tae Hee, Method of processing a substrate and a device manufactured by using the method.
  41. Kohen, David; Profijt, Harald Benjamin, Methods for depositing a doped germanium tin semiconductor and related semiconductor device structures.
  42. Raisanen, Petri; Givens, Michael Eugene, Methods for forming a transition metal nitride film on a substrate by atomic layer deposition and related semiconductor device structures.
  43. Margetis, Joe; Tolle, John, Methods of forming highly p-type doped germanium tin films and structures and devices including the films.
  44. Pluymers Brian Alan ; Nixon Doreen Marie ; Teti Richard Joseph ; Hayes Robert Edward, Multi-circuit RF connections using molded and compliant RF coaxial interconnects.
  45. Zhu, Chiyu; Asikainen, Timo; Milligan, Robert Brennan, NbMC layers.
  46. Zahorik, Russell C., Phase change memory cell and devices containing same.
  47. Arrington, Edward L.; Bhatt, Anilkumar C.; Fey, Edmond O.; Knadle, Kevin T.; Konrad, John J.; Kotylo, Joseph A.; McKeveny, Jeffrey; Rios, Jose A.; Sarkhel, Amit K.; Seman, Andrew M.; Wells, Timothy L, Printed circuit board with mixed metallurgy pads and method of fabrication.
  48. Margetis, Joe; Tolle, John; Bartlett, Gregory; Bhargava, Nupur, Process for forming a film on a substrate using multi-port injection assemblies.
  49. Usami Tatsuya,JPX, Process for manufacturing a semiconductor device.
  50. Alokozai, Fred; Milligan, Robert Brennan, Process gas management for an inductively-coupled plasma deposition reactor.
  51. Alokozai, Fred; Milligan, Robert Brennan, Process gas management for an inductively-coupled plasma deposition reactor.
  52. Tuttle, John R., Radio frequency identification device and method.
  53. Tuttle, John R., Radio frequency identification device and method.
  54. Zhu, Chiyu, Selective film deposition method to form air gaps.
  55. Kim, Young Jae; Choi, Seung Woo; Yoo, Yong Min, Semiconductor device and manufacturing method thereof.
  56. Shen, Ming-Tung, Semiconductor device having an electrical contact and a dielectric lining in a contact region.
  57. Zahorik, Russell C., Small electrode for phase change memories.
  58. Zahorik,Russell C., Small electrode for phase change memories.
  59. Xie, Qi; de Roest, David; Woodruff, Jacob; Givens, Michael Eugene; Maes, Jan Willem; Blanquart, Timothee, Source/drain performance through conformal solid state doping.
  60. Jeong, Sang Jin; Han, Jeung Hoon; Choi, Young Seok; Park, Ju Hyuk, Susceptor for semiconductor substrate processing apparatus.
  61. Tang, Fu; Givens, Michael Eugene; Xie, Qi; Raisanen, Petri, System and method for gas-phase sulfur passivation of a semiconductor surface.
  62. Tuttle, John R., System and method to track articles at a point of origin and at a point of destination using RFID.
  63. Lawson, Keith R.; Givens, Michael E., Systems and methods for dynamic semiconductor process scheduling.
  64. Holmes,Benjamin J.; Chambers,Randall P., Tear resistant flexible substrate.
  65. Shugrue, John Kevin, Variable conductance gas distribution apparatus and method.
  66. Schmotzer, Michael; Whaley, Shawn, Variable gap hard stop design.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로