$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Advanced signal driving buffer with directional input transition detection 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H03K-017/16
출원번호 US-0092350 (1993-07-15)
발명자 / 주소
  • Wong Myron W. (San Jose CA)
출원인 / 주소
  • Altera Corporation (San Jose CA 02)
인용정보 피인용 횟수 : 66  인용 특허 : 0

초록

A set of signal buffering circuits for driving heavily loaded signal lines. The buffer circuits detect a signal transition before the signal reaches logical threshold levels, and help drive the signal in the detected transition direction. The early transition detection and drive help reduce signal p

대표청구항

A signal buffering circuit for driving a signal line, comprising: a driver stage including a pull-up transistor and a pull-down transistor having a common output terminal coupled to the signal line; a rising-edge detection circuit coupled to said pull-up transistor and the signal line, for detecting

이 특허를 인용한 특허 (66)

  1. Pitkethly, Scott; Masleid, Robert Paul, Advanced repeater utilizing signal distribution delay.
  2. Pitkethly,Scott; Masleid,Robert Paul, Advanced repeater utilizing signal distribution delay.
  3. Pitkethly, Scott, Advanced repeater with duty cycle adjustment.
  4. Pitkethly, Scott, Advanced repeater with duty cycle adjustment.
  5. Pitkethly, Scott, Advanced repeater with duty cycle adjustment.
  6. Pitkethly,Scott, Advanced repeater with duty cycle adjustment.
  7. John A. Bridges, Beverage mug.
  8. John A. Bridges, Beverage mug with lid.
  9. Masleid, Robert Paul; Dholabhai, Vatsal, Circuit with enhanced mode and normal mode.
  10. Patel, Rakesh H.; Turner, John E.; Lam, John D.; Wong, Wilson, Circuitry for a low internal voltage.
  11. Patel Rakesh H. ; Turner John E. ; Lam John D. ; Wong Wilson, Circuitry for a low internal voltage integrated circuit.
  12. Masleid, Robert Paul; Kowalczyk, Andre, Circuits and methods for detecting and assisting wire transitions.
  13. Masleid,Robert Paul; Kowalczyk,Andre, Circuits and methods for detecting and assisting wire transitions.
  14. Masleid,Robert Paul; Kowalczyk,Andre, Circuits and methods for detecting and assisting wire transitions.
  15. Masleid, Robert, Circuits, systems and methods relating to a dynamic dual domino ring oscillator.
  16. Masleid,Robert P., Circuits, systems and methods relating to dynamic ring oscillators.
  17. Masleid, Robert Paul, Column select multiplexer circuit for a domino random access memory array.
  18. Masleid, Robert Paul, Configurable delay chain with stacked inverter delay elements.
  19. Masleid,Robert Paul, Configurable delay chain with stacked inverter delay elements.
  20. Masleid, Robert Paul, Configurable delay chain with switching control for tail delay elements.
  21. Masleid, Robert Paul, Configurable tapered delay chain with multiple sizes of delay elements.
  22. Masleid, Robert P.; Pitkethly, Scott, Cross point switch.
  23. Masleid, Robert P.; Pitkethly, Scott, Cross point switch.
  24. Masleid, Robert P.; Pitkethly, Scott, Cross point switch.
  25. Ngai, Tony; Shumarayev, Sergey; Huang, Wei-Jen, Driver circuitry for programmable logic devices.
  26. Tony Ngai ; Sergey Shumarayev ; Wei-Jen Huang, Driver circuitry for programmable logic devices.
  27. Masleid, Robert P, Dynamic ring oscillators.
  28. Yong-Ki Kim KR, Input buffer having dual paths.
  29. Wang Ming-Shiang,TWX ; Jen Tean-Sen,TWX ; Chen C. B.,TWX ; Liang Shih-Hsun,TWX ; Wang Shiou-Yu,TWX, Input buffer means for high voltage operation.
  30. Turner John, Integrated circuit with both clamp protection and high impedance protection from input overshoot.
  31. John E. Turner ; Rakesh H. Patel, Interface for low-voltage semiconductor devices.
  32. John E. Turner ; Rakesh H. Patel, Interface for low-voltage semiconductor devices.
  33. Turner John E. ; Patel Rakesh H., Interface for low-voltage semiconductor devices.
  34. Masleid, Robert P, Inverting zipper repeater circuit.
  35. Masleid, Robert P., Inverting zipper repeater circuit.
  36. Masleid, Robert Paul, Inverting zipper repeater circuit.
  37. Masleid, Robert, Leakage efficient anti-glitch filter.
  38. Masleid,Robert Paul, Leakage efficient anti-glitch filter with variable delay stages.
  39. Lin Shen, Low power low noise circuit design using half V.sub.dd.
  40. Vinh James ; Patwa Nital P., Method and apparatus for high speed on-chip signal propagation.
  41. Kwon Jung Tae (Kyoungki-do KRX), Mode adaptive data output buffer for semiconductor memory device.
  42. Douse David E. ; Lewis Scott C. ; Maffitt Thomas M., Off chip driver (OCD) with variable drive capability for noise control.
  43. Patel Rakesh H. ; Turner John E. ; Wong Wilson, Overvoltage-tolerant interface for integrated circuits.
  44. Patel, Rakesh H.; Turner, John E.; Wong, Wilson, Overvoltage-tolerant interface for integrated circuits.
  45. Rakesh H. Patel ; John E. Turner ; Wilson Wong, Overvoltage-tolerant interface for integrated circuits.
  46. Patel Rakesh H. ; Turner John E. ; Wong Wilson, Overvoltage-tolerant interface for intergrated circuits.
  47. Masleid, Robert Paul, Power efficient multiplexer.
  48. Masleid, Robert Paul, Power efficient multiplexer.
  49. Masleid, Robert Paul, Power efficient multiplexer.
  50. Masleid, Robert Paul, Power efficient multiplexer.
  51. Masleid,Robert Paul, Power efficient multiplexer.
  52. Patel, Rakesh H.; Turner, John E.; Lam, John D.; Wong, Wilson, Programmable logic with lower internal voltage circuitry.
  53. Cahill Joseph James, Receiver assisted net driver circuit.
  54. Sivero,Stefano; Frulio,Massimiliano, Regenerative clock repeater.
  55. Masleid, Robert Paul; Dholabhai, Vatsal; Klingner, Christian, Repeater circuit having different operating and reset voltage ranges, and methods thereof.
  56. Masleid,Robert Paul; Dholabhai,Vatsal; Klingner,Christian, Repeater circuit having different operating and reset voltage ranges, and methods thereof.
  57. Masleid, Robert Paul; Dholabhai, Vatsal, Repeater circuit with high performance repeater mode and normal repeater mode, wherein high performance repeater mode has fast reset capability.
  58. Masleid,Robert Paul; Dholabhai,Vatsal, Repeater circuit with high performance repeater mode and normal repeater mode, wherein high performance repeater mode has fast reset capability.
  59. Stoiber, Steven T.; Siu, Stuart, Ring based impedance control of an output driver.
  60. Stoiber, Steven T.; Siu, Stuart, Ring based impedance control of an output driver.
  61. Cao Tai Anh ; Chiu Tom Tein-Cheng, Simultaneous transmission bidirectional repeater and initialization mechanism.
  62. Masleid, Robert P.; Burr, James B., Stacked inverter delay chain.
  63. Masleid,Robert P.; Burr,James B., Stacked inverter delay chain.
  64. King, Greg, Tri-state driver circuits having automatic high-impedance enabling.
  65. King, Greg, Tri-state driver circuits having automatic high-impedance enabling.
  66. King, Greg, Tri-state driver circuits having automatic high-impedance enabling.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로