$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Distributed memory architecture for a configurable logic array and method for using distribution memory 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H03K-019/003
출원번호 US-0284935 (1994-08-01)
발명자 / 주소
  • Freeman Ross H. (San Jose CA) Hsieh Hung-Cheng (Sunnyvale CA)
출원인 / 주소
  • Xilinx, Inc. (San Jose CA 02)
인용정보 피인용 횟수 : 71  인용 특허 : 0

초록 ▼

This invention provides additional circuitry for a configurable logic array having logic functions which are programmed by loading memory cells which cause the logic array to generate a desired function. With the additional circuitry, the memory cells can also be used as memory for access by other p

대표청구항 ▼

In a field programmable logic device having a programmable interconnect structure and a plurality of logic blocks, each logic block comprising at least one lookup table having memory cells which can be loaded from a bitstream during configuration of said field programmable logic device and loaded fr

이 특허를 인용한 특허 (71)

  1. Or-Bach, Zvi, Array of programmable cells with customized interconnections.
    상세보기
  2. Bernard J. New ; Ralph D. Wittig ; Sundararajarao Mohan, Configurable logic element with expander structures.
    상세보기
  3. New, Bernard J.; Wittig, Ralph D.; Mohan, Sundararajarao, Configurable logic element with expander structures.
    상세보기
  4. New, Bernard J.; Wittig, Ralph D.; Mohan, Sundararajarao, Configurable logic element with expander structures.
    상세보기
  5. New,Bernard J.; Wittig,Ralph D.; Mohan,Sundararajarao, Configurable logic element with expander structures.
    상세보기
  6. New,Bernard J.; Wittig,Ralph D.; Mohan,Sundararajarao, Configurable logic element with expander structures.
    상세보기
  7. Ralph D. Wittig ; Sundararajarao Mohan ; Bernard J. New, Configurable lookup table for programmable logic devices.
    상세보기
  8. Andy L. Lee ; Christopher F. Lane ; Srinivas T. Reddy ; Brian D. Johnson ; Ketan H. Zaveri ; Mario Guzman ; Quyen Doan, Configurable memory structures in a programmable logic device.
    상세보기
  9. Crabill, Eric J., Configurable processor system.
    상세보기
  10. Steven Paul Winegarden ; Bart Reynolds ; Brian Fox ; Jean-Didier Allegrucci ; Sridhar Krishnamurthy ; Danesh Tavana ; Arye Ziklik ; Andreas Papaliolios ; Stanley S. Yang ; Fung Fung Lee, Configurable processor system unit.
    상세보기
  11. Flaherty, Edward; Dickinson, Mark, Configuration and/or reconfiguration of integrated circuit devices that include programmable logic and microprocessor circuitry.
    상세보기
  12. Flaherty,Edward; Dickinson,Mark, Configuration and/or reconfiguration of integrated circuit devices that include programmable logic and microprocessor circuitry.
    상세보기
  13. Guzman, Mario; Lane, Christopher; Lee, Andy; Ngo, Ninh, Configuration shift register.
    상세보기
  14. Guzman,Mario; Lane,Chris; Lee,Andy L.; Ngo,Ninh, Configuration shift register.
    상세보기
  15. Or Bach,Zvi, Customizable and programmable cell array.
    상세보기
  16. Or Bach,Zvi, Customizable and programmable cell array.
    상세보기
  17. Or Bach,Zvi, Customizable and programmable cell array.
    상세보기
  18. Or-Bach Zvi ; Wurman Ze'ev ; Zeman Richard ; Cooke Laurance, Customizable and programmable cell array.
    상세보기
  19. Or-Bach, Zvi, Customizable and programmable cell array.
    상세보기
  20. Or-Bach, Zvi, Customizable and programmable cell array.
    상세보기
  21. Or-Bach, Zvi; Wurman, Ze'ev; Zeman, Richard; Cooke, Laurance, Customizable and programmable cell array.
    상세보기
  22. Lewis, David; Leventis, Paul; Betz, Vaughn; Wong, Thomas Yau-Tsun; Lee, Andy; Pan, Philip, Distributed memory in field-programmable gate array integrated circuit devices.
    상세보기
  23. Lewis,David; Leventis,Paul; Betz,Vaughn; Wong,Thomas Yau Tsun; Lee,Andy; Pan,Philip, Distributed memory in field-programmable gate array integrated circuit devices.
    상세보기
  24. Lewis,David; Leventis,Paul; Betz,Vaughn, Distributed random access memory in a programmable logic device.
    상세보기
  25. Lewis,David; Leventis,Paul; Betz,Vaughn, Distributed random access memory in a programmable logic device.
    상세보기
  26. Veenstra Kerry S., Embedded memory block with FIFO mode for programmable logic device.
    상세보기
  27. Veenstra Kerry S., Embedded memory block with FIFO mode for programmable logic device.
    상세보기
  28. Lysaght, Patrick, Exploiting unused configuration memory cells.
    상세보기
  29. Wittig Ralph D. ; Mohan Sundararajarao ; Carberry Richard A., FPGA configurable logic block with multi-purpose logic/memory circuit.
    상세보기
  30. Wittig Ralph D. ; Mohan Sundararajarao ; Carberry Richard A., FPGA configurable logic block with multi-purpose logic/memory circuit.
    상세보기
  31. Wittig Ralph D. ; Mohan Sundararajarao ; Carberry Richard A., FPGA configurable logic block with multi-purpose logic/memory circuit.
    상세보기
  32. Furtek Frederick C. ; Mason Martin T. ; Luking Robert B., FPGA logic cell internal structure including pair of look-up tables.
    상세보기
  33. Furtek Frederick C. ; Mason Martin T. ; Luking Robert B., FPGA structure having main, column and sector clock lines.
    상세보기
  34. Furtek Frederick C. ; Mason Martin T. ; Luking Robert B., FPGA structure having main, column and sector reset lines.
    상세보기
  35. Furtek Frederick C. ; Mason Martin T. ; Luking Robert B., Field programmable gate array having access to orthogonal and diagonal adjacent neighboring cells.
    상세보기
  36. Furtek Frederick C. ; Mason Martin T. ; Luking Robert B., Field programmable gate array with distributed RAM and increased cell utilization.
    상세보기
  37. Von Herzen Brian ; Shoup Richard G., Hierarchical memory architecture for a programmable integrated circuit having an interconnect structure connected in a.
    상세보기
  38. Wei-Jen Huang ; Sergey Shumarayev ; Tony Ngai ; Bruce Pedersen, Logic module circuitry for programmable logic devices.
    상세보기
  39. Ralph D. Wittig ; Sundararajarao Mohan ; Richard A. Carberry, Logic/memory circuit having a plurality of operating modes.
    상세보기
  40. Reddy Srinivas T. ; Gupta Anil, Look-up table using multi-level decode.
    상세보기
  41. Srinivas T. Reddy ; Anil Gupta, Look-up table using multi-level decode.
    상세보기
  42. Wittig Ralph D. ; Mohan Sundararajarao ; Carberry Richard A., Memory array with hard and soft decoders.
    상세보기
  43. Kaviani Alireza S.,CAX, Method for implementing a programmable logic device having look-up table and product-term circuitry.
    상세보기
  44. Kurokawa, Yoshiyuki, Method for operating programmable logic device.
    상세보기
  45. Kurokawa, Yoshiyuki, Method for operating programmable logic device.
    상세보기
  46. Srinivas T. Reddy ; Brian D. Johnson ; Christopher F. Lane ; Ketan H. Zaveri, Multifunction memory array in a programmable logic device.
    상세보기
  47. Hangartner Ricky D. (301 SW. Lincoln ; #811 Portland OR 97201), Probabilistic computing methods and apparatus.
    상세보기
  48. Tan Charles M. C., Programmable gate array configuration memory which allows sharing with user memory.
    상세보기
  49. Lytle Craig S. (Mountain View CA) Faria Donald F. (San Jose CA), Programmable logic array integrated circuit incorporating a first-in first-out memory.
    상세보기
  50. Craig S. Lytle ; Donald F. Faria, Programmable logic array integrated circuit with general-purpose memory configurable as a random access or FIFO memory.
    상세보기
  51. Lytle Craig S. (Mountain View CA) Faria Donald F. (San Jose CA), Programmable logic array integrated circuit with general-purpose memory configurable as a random access or FIFO memory.
    상세보기
  52. Lytle Craig S. ; Faria Donald F., Programmable logic array integrated circuit with general-purpose memory configurable as a random access or FIFO memory.
    상세보기
  53. Yamazaki, Shunpei; Kurokawa, Yoshiyuki, Programmable logic device.
    상세보기
  54. Ikeda, Takayuki; Kurokawa, Yoshiyuki, Programmable logic device and semiconductor device.
    상세보기
  55. Ikeda, Takayuki; Kurokawa, Yoshiyuki, Programmable logic device and semiconductor device.
    상세보기
  56. Kurokawa, Yoshiyuki, Programmable logic device and semiconductor device.
    상세보기
  57. Andy L. Lee ; Brian Johnson ; Richard G. Cliff, Programmable logic device logic modules with shift register capabilities.
    상세보기
  58. Sung Chiakang ; Chang Wanli ; Huang Joseph ; Cliff Richard G. ; Cope L. Todd ; Leong ; deceased William ; Leong ; legal representative by Louis, Programming and verification address generation for random access memory blocks in programmable logic array integrated circuit devices.
    상세보기
  59. Jung, Chulmin; Setiadi, Dadi; Kim, YoungPil; Liu, Harry Hongyue; Lee, Hyung-Kyu, Semiconductor control line address decoding circuit.
    상세보기
  60. Jung, Chulmin; Setiadi, Dadi; Kim, YoungPil; Liu, Harry Hongyue; Lee, Hyung-Kyu, Semiconductor control line address decoding circuit.
    상세보기
  61. Bjorklund, Nora; Aoki, Takeshi; Kurokawa, Yoshiyuki, Semiconductor device.
    상세보기
  62. Ikeda, Takayuki; Kurokawa, Yoshiyuki, Semiconductor device.
    상세보기
  63. Lee, Andy L.; Johnson, Brian; Cliff, Richard G., Shift register implementations of first-in/first-out memories utilizing a double increment gray code counter.
    상세보기
  64. Leedy, Glenn J, Three dimension structure memory.
    상세보기
  65. Leedy, Glenn J, Three dimensional memory structure.
    상세보기
  66. Leedy, Glenn J, Three dimensional memory structure.
    상세보기
  67. Leedy, Glenn J, Three dimensional structure memory.
    상세보기
  68. Leedy, Glenn J, Three dimensional structure memory.
    상세보기
  69. Pedersen,Bruce B, Versatile RAM for a programmable logic device.
    상세보기
  70. Pedersen,Bruce B, Versatile RAM for programmable logic device.
    상세보기
  71. Leedy,Glenn J., Vertical system integration.
    상세보기

관련 콘텐츠

섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로