$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Light erasable multichip module 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-077/14
  • H01L-031/00
  • H01L-023/02
  • H01L-023/12
출원번호 US-0937017 (1992-08-31)
발명자 / 주소
  • Juskey Frank J. (Coral Springs FL) Suppelsa Anthony B. (Coral Springs FL) Dorinski Dale W. (Coral Springs FL)
출원인 / 주소
  • Motorola, Inc. (Schaumburg IL 02)
인용정보 피인용 횟수 : 105  인용 특허 : 0

초록

A multichip circuit package is formed for use with an EPROM chip. The active circuitry on the EPROM die surface is revealed. An EPROM die (14) is mounted on an insulating substrate (10). The active circuitry (15) on the die is connected to a conductive circuit pattern (13) on the substrate by wire b

대표청구항

A multichip integrated circuit package, comprising: an insulating substrate having at least two die mounting portions and a conductive circuit pattern thereon, the conductive pattern electrically connected to solder pads on an opposite side of the substrate by means of conductive vias; a first integ

이 특허를 인용한 특허 (105)

  1. Brophy, Brenor L.; Lie, James H.; Wright, Andrew J., Apparatus and method for coupling with components in a surface mount package.
  2. Zhao,Sam Ziqun; Khan,Reza ur Rahman, Apparatus and method for thermal and electromagnetic interference (EMI) shielding enhancement in die-up array packages.
  3. Christensen, Todd Alan; Sheets, II, John Edward, Apparatus for improved power distribution in a three dimensional vertical integrated circuit.
  4. Tanida, Katsunori, Apparatus for manufacturing semiconductor device.
  5. Akram, Salman, Apparatus for packaging flip chip bare die on printed circuit boards.
  6. Corisis,David J.; Moden,Walter L.; Mess,Leonard E.; Kinsman,Larry D., Assembly for stacked BGA packages.
  7. Hembree David R., Attachment method for heat sinks and devices involving removal of misplaced encapsulant.
  8. Zhao, Sam Ziqun; Khan, Reza-ur Rahman, Ball grid array package enhanced with a thermal and electrical connector.
  9. Zhao, Sam Ziqun; Khan, Reza-ur Rahman, Ball grid array package enhanced with a thermal and electrical connector.
  10. Zhao,Sam Ziqun; Khan,Reza ur Rahman, Ball grid array package enhanced with a thermal and electrical connector.
  11. Zhao,Sam Ziqun; Khan,Rezaur Rahman, Ball grid array package enhanced with a thermal and electrical connector.
  12. Khan, Reza-ur Rahman; Zhao, Sam Ziqun, Ball grid array package fabrication with IC die support structures.
  13. Zhao, Sam Ziqun; Khan, Rezaur Rahman; Law, Edward; Papageorge, Marc, Ball grid array package having one or more stiffeners.
  14. Khan, Reza-ur Rahman; Zhong, Chong Hua, Ball grid array package substrates and method of making the same.
  15. Khan,Reza ur Rahman; Zhong,Chong Hua, Ball grid array package substrates with a modified central opening and method for making the same.
  16. Zhao, Sam Ziqun; Khan, Reza-ur Rahman, Ball grid array package with multiple interposers.
  17. Zhao, Sam Ziqun; Khan, Reza-ur Rahman, Ball grid array package with patterned stiffener layer.
  18. Zhao, Sam Ziqun; Khan, Reza ur Rahman; Law, Edward; Papageorge, Marc, Ball grid array package with patterned stiffener surface and method of assembling the same.
  19. Zhao, Sam Ziqun; Rahman Khan, Reza ur, Ball grid array package with separated stiffener layer.
  20. Khan,Reza ur Rahman; Zhao,Sam Ziqun, Ball grid array package with stepped stiffener layer.
  21. Mutz, Dieter; Waible, Hans-Peter, Casting mold for producing an optical semiconductor module.
  22. Hembree, David R., Chip on board and heat sink attachment methods.
  23. Hembree, David R., Chip on board and heat sink attachment methods.
  24. Hembree, David R., Chip on board and heat sink attachment methods.
  25. Hembree,David R., Chip on board and heat sink attachment methods.
  26. Hembree David R., Chip on board with heat sink attachment.
  27. Hembree, David R., Chip on board with heat sink attachment and assembly.
  28. Akram,Salman; Gochnour,Derek J.; Hess,Michael E.; Hembree,David R., Dicing saw with variable indexing capability.
  29. Khan, Reza-ur Rahman; Zhao, Sam Ziqun, Die down ball grid array package.
  30. Khan, Reza-Ur Rahman; Zhao, Sam Ziqun, Die down ball grid array packages and method for making same.
  31. Khan, Reza-ur Rahman; Zhao, Sam Ziqun, Die-down ball grid array package with die-attached heat spreader and method for making the same.
  32. Zhang,Tonglong; Khan,Reza ur Rahman, Die-up ball grid array package including a substrate capable of mounting an integrated circuit die and method for making the same.
  33. Zhang,Tonglong; Khan,Reza ur Rahman, Die-up ball grid array package with a heat spreader and method for making the same.
  34. Khan,Reza ur R; Zhao,Sam Z; Bacher,Brent, Die-up ball grid array package with attached stiffener ring.
  35. Zhao, Sam Z; Khan, Reza-ur R, Die-up ball grid array package with die-attached heat spreader.
  36. Zhao,Sam Ziqun; Khan,Reza ur Rahman, Die-up ball grid array package with enhanced stiffener.
  37. Khan,Reza ur Rahman; Zhao,Sam Ziqun; Bacher,Brent, Die-up ball grid array package with patterned stiffener opening.
  38. Khan,Reza ur R; Zhao,Sam Z; Bacher,Brent, Die-up ball grid array package with printed circuit board attachable heat spreader.
  39. Zhao,Sam Z; Khan,Reza ur R, Die-up ball grid array package with printed circuit board attachable heat spreader.
  40. Waitl, Gunter; Brunner, Herbert, Diode housing.
  41. Waitl, Gunther; Brunner, Herbert, Diode housing.
  42. Waitl,Gunther; Brunner,Herbert, Diode housing.
  43. Waitl,Gunther; Brunner,Herbert, Diode housing.
  44. Waitl,Gunther; Brunner,Herbert, Diode housing.
  45. Rahman Khan,Reza ur; Zhao,Sam Ziqun, Enhanced die-down ball grid array and method for making the same.
  46. Zhao, Sam Ziqun; Khan, Reza-ur Rahman; Chaudhry, Imtiaz, Enhanced die-up ball grid array package with two substrates.
  47. Zhao,Sam Ziqun; Khan,Reza ur Rahman, Enhanced die-up ball grid array packages and method for making the same.
  48. Wang Bily,TWX, Folded heat sink for semiconductor device package.
  49. Akram, Salman; Brooks, Jerry M., High density modularity for IC's.
  50. Akram,Salman; Brooks,Jerry M., High-density modularity for ICS.
  51. Khan,Reza ur Rahman; Zhao,Sam Ziqun, IC die support structures for ball grid array package fabrication.
  52. Fumio Hata JP; Tadashi Kosaka JP; Hisatane Komori JP, IC package having a conductive material at least partially filling a recess.
  53. Ching-Ping Lo ; Gregory L. Mayhew ; Gustavo V. Catipon ; Richard L. Singleton ; Edward C. Limberg, Integrated circuit assembly having interposer with a compliant layer.
  54. Zhang, Tonglong, Integrated circuit device package having both wire bond and flip-chip interconnections and method of making the same.
  55. Zhang,Tonglong, Integrated circuit device package having both wire bond and flip-chip interconnections and method of making the same.
  56. Chow, Seng Guan; Huang, Rui; Kuan, Heap Hoe, Integrated circuit package system with wire-in-film encapsulation.
  57. Chow, Seng Guan; Shim, Il Kwon; Kuan, Heap Hoe; Kim, Youngcheol, Integrated circuit packaging system with reinforced encapsulant having embedded interconnect and method of manufacture thereof.
  58. Zhong, Chong Hua; Khan, Rezaur Rahman, Low voltage drop and high thermal performance ball grid array package.
  59. Zhong, Chonghua; Khan, Reza-ur Rahman, Low voltage drop and high thermal performance ball grid array package.
  60. Zhong,Chong Hua; Rahman Khan,Reza ur, Low voltage drop and high thermal performance ball grid array package.
  61. Hanada,Kenji; Ishizu,Akio, Manufacturing method of solid-state image sensing device.
  62. Akram Salman, Method and apparatus for packaging flip chip bare die on printed circuit boards.
  63. Salman Akram, Method and apparatus for packaging flip chip bare die on printed circuit boards.
  64. Brand,Joseph M., Method and apparatus for removing encapsulating material from a packaged microelectronic device.
  65. Brand,Joseph M., Method and apparatus for removing encapsulating material from a packaged microelectronic device.
  66. Zhao,Sam Ziqun; Khan,Reza ur Rahman, Method for assembling a ball grid array package with multiple interposers.
  67. Zhao,Sam Zinqun; Khan,Reza ur Rahman; Chaudhry,Imtiaz, Method for assembling a ball grid array package with two substrates.
  68. Goetsch Mike ; Siettmann Jim ; Craft Leo ; Swanger Eric, Method for filling vias in organic, multi-layer packages.
  69. Christensen, Todd Alan; Sheets, II, John Edward, Method for improved power distribution in a three dimensional vertical integrated circuit.
  70. Zhao, Sam Ziqun; Khan, Reza-ur Rahman; Chaudhry, Imtiaz, Method for making an enhanced die-up ball grid array package with two substrates.
  71. Akram Salman ; Gochnour Derek J. ; Hess Michael E. ; Hembree David R., Method for sawing wafers employing multiple indexing techniques for multiple die dimensions.
  72. Zhao,Sam Ziqun; Khan,Rezaur Rahman, Method of assembling a ball grid array package with patterned stiffener layer.
  73. David R. Hembree, Methodology of removing misplaced encapsulant for attachment of heat sinks in a chip on board package.
  74. David R. Hembree, Methodology of removing misplaced encapsulant for attachment of heat sinks in a chip on board package.
  75. Salatino,Matthew M.; Weber,Patrick O., Methods and apparatus for making integrated circuit package including opening exposing portion of the IC.
  76. Zhao, Sam Ziqun; Khan, Rezaur Rahman, Methods of making a die-up ball grid array package with printed circuit board attachable heat spreader.
  77. Wada, Kenji, Miniature optical element for wireless bonding in an electronic instrument.
  78. Wada, Kenji, Miniature optical element for wireless bonding in an electronic instrument.
  79. Wada, Kenji, Miniature optical element for wireless bonding in an electronic instrument.
  80. Wada,Kenji, Miniature optical element for wireless bonding in an electronic instrument.
  81. Wada,Kenji, Miniature optical element for wireless bonding in an electronic instrument.
  82. Corisis,David J.; Moden,Walter L.; Mess,Leonard E.; Kinsman,Larry D., Module assembly and method for stacked BGA packages.
  83. Corisis,David J.; Moden,Walter L.; Mess,Leonard E.; Kinsman,Larry D., Module assembly and method for stacked BGA packages.
  84. Corisis, David J.; Moden, Walter L.; Mess, Leonard E.; Kinsman, Larry D., Module assembly for stacked BGA packages.
  85. Corisis, David J.; Moden, Walter L.; Mess, Leonard E.; Kinsman, Larry D., Module assembly for stacked BGA packages.
  86. Corisis,David J.; Moden,Walter L.; Mess,Leonard E.; Kinsman,Larry D., Module assembly for stacked BGA packages.
  87. David J. Corisis ; Walter L. Moden ; Leonard E. Mess ; Larry D. Kinsman, Module assembly for stacked BGA packages with a common bus bar in the assembly.
  88. Glenn Thomas P., Mounting having an aperture cover with adhesive locking feature for flip chip optical integrated circuit device.
  89. Lim, Chee Chian; Hng, May Ting, Multi-chip electronic package with reduced stress.
  90. Akram, Salman, Multi-chip module substrate for use with leads-over chip type semiconductor devices.
  91. Zhao, Sam Ziqun; Khan, Reza-ur Rahman, Multipiece apparatus for thermal and electromagnetic interference (EMI) shielding enhancement in die-up array packages and method of making the same.
  92. Zhao,Sam Ziqun; Khan,Reza ur Rahman, Multipiece apparatus for thermal and electromagnetic interference (EMI) shielding enhancement in die-up array packages and method of making the same.
  93. Zhao, Sam Ziqun; Khan, Rezaur Rahman, No-lead IC packages having integrated heat spreader for electromagnetic interference (EMI) shielding and thermal enhancement.
  94. Yamaguchi Takashi,JPX, Optical transmission path coupling method and optical transmission path coupling apparatus as well as optical axis self-.
  95. Christensen, Todd Alan; Sheets, II, John Edward, Power distribution in a vertically integrated circuit.
  96. William Tze-You Chen ; Michael Anthony Gaynes ; Eric Arthur Johnson ; Tien Yue Wu, Protective cover plate for flip chip assembly backside.
  97. Akram Salman, Stacked leads-over chip multi-chip module.
  98. Akram Salman, Stacked leads-over chip multi-chip module.
  99. Akram Salman, Stacked leads-over chip multi-chip module.
  100. Akram Salman, Stacked leads-over chip multi-chip module.
  101. Akram Salman, Stacked leads-over-chip multi-chip module.
  102. Akram Salman, Stacked leads-over-chip multi-chip module.
  103. Thomas P. Glenn, Surface acoustical wave flip chip.
  104. Zhao, Sam Ziqun; Khan, Reza-ur Rahman; Law, Edward; Papageorge, Marc, Thermally and electrically enhanced ball grid array package.
  105. Zhao, Sam Ziqun; Khan, Reaz-ur Rahman; Law, Edward; Papageorge, Marc, Thermally and electrically enhanced ball grid array packaging.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로