$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Power control unit protection apparatus 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H02H-003/08
출원번호 US-0206625 (1994-03-07)
우선권정보 JP-0049212 (1993-03-10)
발명자 / 주소
  • Higashiyama Katsuhiko (Neyagawa JPX) Oohama Taizou (Hirakata JPX) Mizoguchi Masahiko (Hirakata JPX) Nishikawa Tsunenari (Sakai JPX)
출원인 / 주소
  • Matsushita Electric Industrial Co., Ltd. (Osaka JPX 03)
인용정보 피인용 횟수 : 53  인용 특허 : 0

초록

A power control unit protection apparatus is provided in association with a power control unit for controlling high or low power supply selectively to a loud speaker. The power control unit protection apparatus has an average current detector for detecting an average current supplied to a transforme

대표청구항

A power control unit protection apparatus for controlling power supply to a lead, comprising: a power supply transformer having at least first level power supply terminals and second level power supply terminals; first power supply switching means for supplying relatively low power to said load from

이 특허를 인용한 특허 (53)

  1. Mar, Monte, Apparatus and method for programmable power management in a programmable analog circuit block.
  2. Sullam, Bert; Kutz, Harold; Mar, Monte; Thiagaragen, Eashwar; Williams, Timothy; Wright, David G., Autonomous control in a programmable system.
  3. Sadaaki Yokoo JP; Kenji Tanaka JP; Hironori Ura JP; Kanako Kasai JP, Battery power source protecting device for an electromotive device.
  4. Roe, Steve; Nemecek, Craig, Breakpoint control in an in-circuit emulation system.
  5. Wright, David G.; Williams, Timothy J., Circuit and method for improving the accuracy of a crystal-less oscillator having dual-frequency modes.
  6. Best, Andrew; Ogami, Kenneth; Zhaksilikov, Marat, Configuration of programmable IC design elements.
  7. Yamamoto, Shinzou, DC regulated power supply.
  8. Yamamoto,Shinzou, DC regulated power supply comprising.
  9. Pleis,Matthew A.; Ogami,Kenneth Y., Dynamic reconfiguration interrupt system and method.
  10. Nemecek, Craig; Roe, Steve, External interface for event architecture.
  11. Sumimoto,Katsuyuki; Sasaki,Junya; Higashino,Kyoko, Generator control apparatus.
  12. Pleis, Matthew A.; Ogami, Kenneth Y.; Zhaksilikov, Marat, Graphical user interface for dynamically reconfiguring a programmable device.
  13. Anderson, Doug, Graphical user interface with user-selectable list-box.
  14. Nemecek, Craig; Roe, Steve, In-circuit emulator and pod synchronized boot.
  15. Seguine, Dennis R., Input/output multiplexer bus.
  16. Sequine, Dennis R., Input/output multiplexer bus.
  17. Snyder, Warren S.; Mar, Monte, Microcontroller programmable system on a chip.
  18. Snyder, Warren S.; Mar, Monte, Microcontroller programmable system on a chip.
  19. Snyder, Warren S.; Mar, Monte, Microcontroller programmable system on a chip.
  20. Snyder, Warren, Microcontroller programmable system on a chip with programmable interconnect.
  21. Snyder, Warren S, Microcontroller programmable system on a chip with programmable interconnect.
  22. Kutz, Harold, Numerical band gap.
  23. Saxena, Sunit Kumar; Santhirahasan, Venkatesan; Anghel, Cristian, Optimal utilization of power converters based on thermal characteristics.
  24. Snyder, Warren S.; Mar, Monte, PSOC architecture.
  25. Snyder, Warren; Mar, Monte, PSOC architecture.
  26. Snyder, Warren S.; Mar, Monte, PSoC architecture.
  27. Snyder, Warren S.; Mar, Monte, PSoC architecture.
  28. Ogami, Kenneth Y., Power management architecture, method and configuration system.
  29. Ogami, Kenneth Y., Power management architecture, method and configuration system.
  30. Uejima Hiroto,JPX ; Okuda Hidenori,JPX ; Okuda Isamu,JPX ; Uno Takashi,JPX ; Masuzawa Toshikazu,JPX, Power supply circuit.
  31. Asao Yoshihito (Tokyo JPX), Power supply system.
  32. Neumann Peter W., Power supply system for battery operated devices.
  33. Snyder, Warren, Programmable microcontroller architecture.
  34. Snyder, Warren; Mar, Monte, Programmable microcontroller architecture(mixed analog/digital).
  35. Snyder, Warren; Mar, Monte, Programmable microcontroller architecture(mixed analog/digital).
  36. Thiagarajan, Eashwar; Sivadasan, Mohandas Palatholmana; Rohilla, Gajender; Kutz, Harold; Mar, Monte, Programmable sigma-delta analog-to-digital converter.
  37. Nakamura, Yoshihide; Maruyama, Akinori; Ikuta, Yoshinori; Ueta, Keisuke, Protection device for electricity supply circuit.
  38. Pleis, Matthew A.; Sullam, Bert; Lesher, Todd, Reconfigurable testing system and method.
  39. Ishihara, Yutaka; Takahashi, Toru, Switching power supply apparatus with over-temperature protection.
  40. Kuranuki,Masaaki, System and method for controlling a clock oscillator and power supply voltage based on the energy consumed for processing a predetermined amount of data.
  41. Ogami, Kenneth; Best, Andrew; Zhaksilikov, Marat, System and method for controlling a target device.
  42. Cooper, Barnes, System and method for dynamically adjusting to CPU performance changes.
  43. Ogami, Kenneth Y.; Hood, Frederick R., System and method for performing next placements and pruning of disallowed placements for programming an integrated circuit.
  44. Ogami, Kenneth Y.; Hood, III, Frederick R., System and method for performing next placements and pruning of disallowed placements for programming an integrated circuit.
  45. Sullam, Bert; Snyder, Warren; Mohammed, Haneef, System level interconnect with programmable switching.
  46. Sullam, Bert; Snyder, Warren; Mohammed, Haneef, System level interconnect with programmable switching.
  47. Ogami, Kenneth Y.; Anderson, Doug; Pleis, Matthew; Hood, III, Frederick Redding, Techniques for generating microcontroller configuration information.
  48. Ogami, Kenneth Y.; Anderson, Doug; Pleis, Matthew; Hood, Rick, Techniques for generating microcontroller configuration information.
  49. Venkataraman, Garthik; Kutz, Harold; Mar, Monte, Temperature sensor with digital bandgap.
  50. Barnes Cooper, Thermal control within systems having multiple CPU performance states.
  51. Melanson, John L.; Fei, Xiaofan; Gaboriau, Johann G.; Green, Steven; Rhode, Jason P.; Walburger, Eric; Taylor, Jr., Wilson E., Thermal feedback for switch mode amplification.
  52. Sivadasan, Mohandas Palatholmana; Rohilla, Gajendar, Voltage controlled oscillator delay cell and method.
  53. Redford, Simon James; Juby, Lee; Derby, James William; Mangan, Stephen James, Voltage regulation device.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로